{"id":"https://openalex.org/W2159019270","doi":"https://doi.org/10.1109/ecctd.2009.5275025","title":"Design of CMOS inverter-based output buffers adapting the cherry-hooper broadbanding technique","display_name":"Design of CMOS inverter-based output buffers adapting the cherry-hooper broadbanding technique","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2159019270","doi":"https://doi.org/10.1109/ecctd.2009.5275025","mag":"2159019270"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2009.5275025","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2009.5275025","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109330097","display_name":"Tomoaki Maekawa","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomoaki Maekawa","raw_affiliation_strings":["Integrated Research Institute, Tokyo Institute of Technology, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Research Institute, Tokyo Institute of Technology, Yokohama, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017300148","display_name":"Shuhei Amakawa","orcid":"https://orcid.org/0000-0002-1596-6604"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shuhei Amakawa","raw_affiliation_strings":["Integrated Research Institute, Tokyo Institute of Technology, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Research Institute, Tokyo Institute of Technology, Yokohama, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046233153","display_name":"Noboru Ishihara","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Noboru Ishihara","raw_affiliation_strings":["Integrated Research Institute, Tokyo Institute of Technology, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Research Institute, Tokyo Institute of Technology, Yokohama, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049015548","display_name":"Kazuya Masu","orcid":"https://orcid.org/0000-0002-7121-8440"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuya Masu","raw_affiliation_strings":["Integrated Research Institute, Tokyo Institute of Technology, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Research Institute, Tokyo Institute of Technology, Yokohama, Japan","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I114531698"],"apc_list":null,"apc_paid":null,"fwci":0.4854,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.64017076,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"511","last_page":"514"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8961223363876343},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.8535854816436768},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6664011478424072},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5865200757980347},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.4901655614376068},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4879903197288513},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48003068566322327},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4365125000476837},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36140769720077515},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.35805314779281616},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.2980803847312927},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.26464128494262695},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.0889330804347992}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8961223363876343},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.8535854816436768},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6664011478424072},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5865200757980347},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.4901655614376068},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4879903197288513},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48003068566322327},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4365125000476837},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36140769720077515},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35805314779281616},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.2980803847312927},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.26464128494262695},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.0889330804347992}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2009.5275025","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2009.5275025","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 European Conference on Circuit Theory and Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8100000023841858}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W156735343","https://openalex.org/W196877078","https://openalex.org/W1544623790","https://openalex.org/W1566916904","https://openalex.org/W1972425367","https://openalex.org/W2034525900","https://openalex.org/W3103339143","https://openalex.org/W4205474184"],"related_works":["https://openalex.org/W98453623","https://openalex.org/W2340624421","https://openalex.org/W3215232745","https://openalex.org/W2891188466","https://openalex.org/W1971786091","https://openalex.org/W2226796451","https://openalex.org/W1775886837","https://openalex.org/W1900707063","https://openalex.org/W2572576974","https://openalex.org/W2170979950"],"abstract_inverted_index":{"A":[0,33],"methodology":[1],"for":[2,30,74,77],"designing":[3],"CMOS":[4,31,66,79],"inverter-based":[5],"output":[6,75],"buffers":[7,76],"considering":[8],"speed,":[9],"gain,":[10],"jitter,":[11],"and":[12],"drivability":[13],"requirements":[14],"is":[15,28,57,72],"presented.":[16],"In":[17],"this":[18,37],"methodology,":[19],"the":[20,24],"band-broadening":[21],"technique":[22],"of":[23,48],"classic":[25],"Cherry-Hooper":[26],"amplifier":[27],"adapted":[29],"inverters.":[32],"buffer":[34,56],"designed":[35],"in":[36],"manner":[38],"offers":[39],"higher":[40],"speed":[41],"than":[42],"a":[43,64],"commonly":[44],"used":[45],"simple":[46],"chain":[47],"inverters":[49],"with":[50],"exponentially":[51],"increasing":[52],"gate":[53],"widths.":[54],"The":[55,69],"implemented":[58],"by":[59],"making":[60],"minor":[61],"modifications":[62],"to":[63],"4-stage":[65],"inverter":[67],"chain.":[68],"proposed":[70],"design":[71],"suitable":[73],"high-speed":[78],"logic":[80],"circuits.":[81]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}