{"id":"https://openalex.org/W2134817734","doi":"https://doi.org/10.1109/ecctd.2009.5274975","title":"On-line estimation of the integral non-linear errors in analogue-to-digital converters without histogram evaluation","display_name":"On-line estimation of the integral non-linear errors in analogue-to-digital converters without histogram evaluation","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2134817734","doi":"https://doi.org/10.1109/ecctd.2009.5274975","mag":"2134817734"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2009.5274975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2009.5274975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072282417","display_name":"Antonio Gin\u00e9s","orcid":"https://orcid.org/0000-0001-5272-5802"},"institutions":[{"id":"https://openalex.org/I134820265","display_name":"Consejo Superior de Investigaciones Cient\u00edficas","ror":"https://ror.org/02gfc7t72","country_code":"ES","type":"government","lineage":["https://openalex.org/I134820265"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio J. Gines","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM-CSIC), University of Seville, Seville, Spain","Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), (CSIC - University of Seville), Seville, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM-CSIC), University of Seville, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]},{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), (CSIC - University of Seville), Seville, Spain","institution_ids":["https://openalex.org/I134820265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091600572","display_name":"E. Peral\u00edas","orcid":"https://orcid.org/0000-0003-0629-0785"},"institutions":[{"id":"https://openalex.org/I134820265","display_name":"Consejo Superior de Investigaciones Cient\u00edficas","ror":"https://ror.org/02gfc7t72","country_code":"ES","type":"government","lineage":["https://openalex.org/I134820265"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Eduardo J. Peralias","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM-CSIC), University of Seville, Seville, Spain","Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), (CSIC - University of Seville), Seville, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM-CSIC), University of Seville, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]},{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), (CSIC - University of Seville), Seville, Spain","institution_ids":["https://openalex.org/I134820265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066990447","display_name":"A. Rueda","orcid":"https://orcid.org/0000-0003-4564-9359"},"institutions":[{"id":"https://openalex.org/I134820265","display_name":"Consejo Superior de Investigaciones Cient\u00edficas","ror":"https://ror.org/02gfc7t72","country_code":"ES","type":"government","lineage":["https://openalex.org/I134820265"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Adoracion Rueda","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM-CSIC), University of Seville, Seville, Spain","Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), (CSIC - University of Seville), Seville, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM-CSIC), University of Seville, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]},{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), (CSIC - University of Seville), Seville, Spain","institution_ids":["https://openalex.org/I134820265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.21103346,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"97","last_page":"100"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.8306325078010559},{"id":"https://openalex.org/keywords/histogram","display_name":"Histogram","score":0.7525977492332458},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.7007198333740234},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.6661258935928345},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5756038427352905},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5443418025970459},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.44416260719299316},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4351571202278137},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"Analog-to-digital converter","score":0.42772629857063293},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.4272930920124054},{"id":"https://openalex.org/keywords/logarithm","display_name":"Logarithm","score":0.42097917199134827},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.290108859539032},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.23692995309829712},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17784541845321655},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1504499614238739},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.10478517413139343},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07235196232795715}],"concepts":[{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.8306325078010559},{"id":"https://openalex.org/C53533937","wikidata":"https://www.wikidata.org/wiki/Q185020","display_name":"Histogram","level":3,"score":0.7525977492332458},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.7007198333740234},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.6661258935928345},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5756038427352905},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5443418025970459},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.44416260719299316},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4351571202278137},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.42772629857063293},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.4272930920124054},{"id":"https://openalex.org/C39927690","wikidata":"https://www.wikidata.org/wiki/Q11197","display_name":"Logarithm","level":2,"score":0.42097917199134827},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.290108859539032},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.23692995309829712},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17784541845321655},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1504499614238739},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.10478517413139343},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07235196232795715},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2009.5274975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2009.5274975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 European Conference on Circuit Theory and Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1910810368","https://openalex.org/W2042395189","https://openalex.org/W2069067360","https://openalex.org/W2109570325","https://openalex.org/W2137235494","https://openalex.org/W2187548090","https://openalex.org/W4240790906"],"related_works":["https://openalex.org/W2364492267","https://openalex.org/W2953726986","https://openalex.org/W2370818752","https://openalex.org/W2319809644","https://openalex.org/W2543218666","https://openalex.org/W2092629642","https://openalex.org/W2150379246","https://openalex.org/W2025217054","https://openalex.org/W2168668096","https://openalex.org/W2117768990"],"abstract_inverted_index":{"An":[0],"adaptive":[1],"digital":[2,77],"built-in":[3],"self-test":[4],"(BIST)":[5],"for":[6,88],"the":[7,30,35,43,58,65,69,81],"static":[8],"characterisation":[9],"of":[10,29,34,57,68,85],"analogue-to-digital":[11],"converters":[12],"(ADCs)":[13],"has":[14],"been":[15],"developed":[16],"in":[17],"this":[18],"work.":[19],"The":[20,54],"proposed":[21],"technique":[22,60],"performs":[23],"a":[24,73],"blind":[25],"and":[26,71],"accurate":[27],"estimation":[28],"integral":[31],"non-linearity":[32],"(INL)":[33],"ADC":[36],"under":[37],"test":[38,49],"(ADCUT)":[39],"without":[40],"affecting":[41],"to":[42],"normal":[44],"converter":[45],"operation,":[46],"using":[47],"any":[48],"stimuli":[50],"or":[51],"replicated":[52],"hardware.":[53],"practical":[55],"implementation":[56],"BIST":[59],"implies":[61],"no":[62],"modifications":[63],"on":[64],"analogue":[66],"section":[67],"ADCUT":[70],"uses":[72],"very":[74],"simple":[75],"low-cost":[76],"logic,":[78],"which":[79],"overcomes":[80],"classical":[82],"area":[83],"overhead":[84],"histogram-based":[86],"approaches":[87],"INL":[89],"measurement.":[90]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}