{"id":"https://openalex.org/W2107618358","doi":"https://doi.org/10.1109/ecctd.2009.5274973","title":"Design of new CMOS current mode min and max circuits for FLC chip applications","display_name":"Design of new CMOS current mode min and max circuits for FLC chip applications","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2107618358","doi":"https://doi.org/10.1109/ecctd.2009.5274973","mag":"2107618358"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2009.5274973","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2009.5274973","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011060351","display_name":"Ghader Yosefi","orcid":"https://orcid.org/0000-0001-5991-5473"},"institutions":[{"id":"https://openalex.org/I4210101274","display_name":"Islamic Azad University of Mahabad","ror":"https://ror.org/015sncd69","country_code":"IR","type":"education","lineage":["https://openalex.org/I110525433","https://openalex.org/I4210101274"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Ghader Yosefi","raw_affiliation_strings":["Electrical-Electronic, Islamic Azad University Mahabad, Mahabad, Iran"],"affiliations":[{"raw_affiliation_string":"Electrical-Electronic, Islamic Azad University Mahabad, Mahabad, Iran","institution_ids":["https://openalex.org/I4210101274"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109955734","display_name":"Sattar Mirzakouchaki","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101274","display_name":"Islamic Azad University of Mahabad","ror":"https://ror.org/015sncd69","country_code":"IR","type":"education","lineage":["https://openalex.org/I110525433","https://openalex.org/I4210101274"]},{"id":"https://openalex.org/I67009956","display_name":"Iran University of Science and Technology","ror":"https://ror.org/01jw2p796","country_code":"IR","type":"education","lineage":["https://openalex.org/I67009956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"S. Mirzakouchaki","raw_affiliation_strings":["Department of Microelectronic, Iran University of Science and Technology, Iran","Islamic Azad University Mahabad, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronic, Iran University of Science and Technology, Iran","institution_ids":["https://openalex.org/I67009956"]},{"raw_affiliation_string":"Islamic Azad University Mahabad, Iran","institution_ids":["https://openalex.org/I4210101274"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064551709","display_name":"Sh. Neda","orcid":null},"institutions":[{"id":"https://openalex.org/I67009956","display_name":"Iran University of Science and Technology","ror":"https://ror.org/01jw2p796","country_code":"IR","type":"education","lineage":["https://openalex.org/I67009956"]},{"id":"https://openalex.org/I4210101274","display_name":"Islamic Azad University of Mahabad","ror":"https://ror.org/015sncd69","country_code":"IR","type":"education","lineage":["https://openalex.org/I110525433","https://openalex.org/I4210101274"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Sh. Neda","raw_affiliation_strings":["Department of Microelectronic, Iran University of Science and Technology, Iran","Islamic Azad University Mahabad, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronic, Iran University of Science and Technology, Iran","institution_ids":["https://openalex.org/I67009956"]},{"raw_affiliation_string":"Islamic Azad University Mahabad, Iran","institution_ids":["https://openalex.org/I4210101274"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5011060351"],"corresponding_institution_ids":["https://openalex.org/I4210101274"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.11472492,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"1","issue":null,"first_page":"89","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10820","display_name":"Fuzzy Logic and Control Systems","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10820","display_name":"Fuzzy Logic and Control Systems","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9894000291824341,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9866999983787537,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8266250491142273},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6763404011726379},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.620415449142456},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5756338834762573},{"id":"https://openalex.org/keywords/fuzzy-logic","display_name":"Fuzzy logic","score":0.5728819370269775},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46669867634773254},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4482805132865906},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.4241543412208557},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4146115779876709},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3373227119445801},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25178584456443787},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21580326557159424},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12092292308807373},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07435131072998047}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8266250491142273},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6763404011726379},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.620415449142456},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5756338834762573},{"id":"https://openalex.org/C58166","wikidata":"https://www.wikidata.org/wiki/Q224821","display_name":"Fuzzy logic","level":2,"score":0.5728819370269775},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46669867634773254},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4482805132865906},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4241543412208557},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4146115779876709},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3373227119445801},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25178584456443787},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21580326557159424},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12092292308807373},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07435131072998047},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2009.5274973","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2009.5274973","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 European Conference on Circuit Theory and Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1501840560","https://openalex.org/W1964075170","https://openalex.org/W1979258624","https://openalex.org/W2002588635","https://openalex.org/W2043618864","https://openalex.org/W2074340871","https://openalex.org/W2119337210","https://openalex.org/W2134146062","https://openalex.org/W2144320546","https://openalex.org/W2156637539","https://openalex.org/W2156725965","https://openalex.org/W2158916259","https://openalex.org/W2164735472","https://openalex.org/W6629990303"],"related_works":["https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2501578203","https://openalex.org/W2113108952","https://openalex.org/W2040773997","https://openalex.org/W3215142653","https://openalex.org/W1487051936","https://openalex.org/W194748710","https://openalex.org/W2744643496","https://openalex.org/W2048419807"],"abstract_inverted_index":{"Presented":[0],"in":[1,66,96,118,132],"this":[2,44],"paper":[3],"is":[4,19],"design":[5],"of":[6,62,70,83,89,102],"the":[7,38,60,71,79],"new":[8,46],"CMOS":[9,135],"circuits":[10,49,93],"to":[11,37,77],"implement":[12],"Min":[13],"and":[14,32,91,113],"Max":[15],"operators.":[16],"This":[17],"work":[18],"based":[20,53],"on":[21,54],"analog":[22],"advantages":[23],"such":[24],"as":[25],"low":[26],"die":[27],"area,":[28],"high":[29],"DC":[30],"range":[31],"simplicity":[33],"which":[34,52,116],"are":[35,50],"added":[36],"fuzzy":[39],"system":[40],"advantages.":[41],"For":[42],"implementing":[43,67],"idea,":[45],"current":[47,56],"mode":[48],"proposed":[51],"Wilson":[55],"mirrors.":[57],"We":[58],"used":[59],"one":[61,114],"them":[63],"(min":[64],"circuit)":[65],"inference":[68],"part":[69],"Fuzzy":[72],"Logic":[73],"Controller":[74],"(FLC)":[75],"chip":[76,99],"combine":[78],"antecedents":[80],"(fuzzy":[81],"currents)":[82],"fuzzifier":[84],"circuit.":[85],"The":[86],"simulation":[87],"results":[88],"min":[90],"max":[92],"with":[94],"applicable":[95],"designing":[97],"FLC":[98],"(which":[100],"consists":[101],"two":[103],"inputs,":[104],"four":[105],"membership":[106],"functions":[107],"for":[108],"each":[109],"one,":[110],"sixteen":[111],"rules":[112],"output":[115],"designed":[117],"an":[119],"area":[120],"less":[121],"than":[122],"0.1":[123],"mm":[124],"<sup":[125],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[126],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[127],")":[128],"has":[129],"been":[130],"done":[131],"0.35":[133],"mum":[134],"standard":[136],"technology":[137],"using":[138],"Hspice":[139],"software.":[140]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}