{"id":"https://openalex.org/W2111124811","doi":"https://doi.org/10.1109/ecctd.2009.5274961","title":"High speed VLSI implementation of a finite field multiplier using redundant representation","display_name":"High speed VLSI implementation of a finite field multiplier using redundant representation","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2111124811","doi":"https://doi.org/10.1109/ecctd.2009.5274961","mag":"2111124811"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2009.5274961","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2009.5274961","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028289057","display_name":"Ashkan Hosseinzadeh Namin","orcid":null},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Ashkan Hosseinzadeh Namin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","Department of Electrical and Computer Engineering University of Windsor Windsor, Ontario, N9B 3P4 Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering University of Windsor Windsor, Ontario, N9B 3P4 Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075990187","display_name":"Karl Leboeuf","orcid":null},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Karl Leboeuf","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","Department of Electrical and Computer Engineering University of Windsor Windsor, Ontario, N9B 3P4 Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering University of Windsor Windsor, Ontario, N9B 3P4 Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027205150","display_name":"Roberto Muscedere","orcid":null},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Roberto Muscedere","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","Department of Electrical and Computer Engineering University of Windsor Windsor, Ontario, N9B 3P4 Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering University of Windsor Windsor, Ontario, N9B 3P4 Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059655735","display_name":"Huapeng Wu","orcid":"https://orcid.org/0000-0001-6759-6038"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Huapeng Wu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","Department of Electrical and Computer Engineering University of Windsor Windsor, Ontario, N9B 3P4 Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering University of Windsor Windsor, Ontario, N9B 3P4 Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035412745","display_name":"Majid Ahmadi","orcid":"https://orcid.org/0000-0001-5781-6754"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Majid Ahmadi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","Department of Electrical and Computer Engineering University of Windsor Windsor, Ontario, N9B 3P4 Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering University of Windsor Windsor, Ontario, N9B 3P4 Canada","institution_ids":["https://openalex.org/I74413500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5028289057"],"corresponding_institution_ids":["https://openalex.org/I74413500"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11677048,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"161","last_page":"164"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.8064176440238953},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6658267974853516},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5928841233253479},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5004096031188965},{"id":"https://openalex.org/keywords/finite-field","display_name":"Finite field","score":0.4913448393344879},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4753134846687317},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.47041088342666626},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.46623513102531433},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4171648323535919},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4168379306793213},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.34033918380737305},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3211511969566345},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2693015933036804},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24655640125274658},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1661922037601471},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.16542422771453857},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16309571266174316}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.8064176440238953},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6658267974853516},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5928841233253479},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5004096031188965},{"id":"https://openalex.org/C77926391","wikidata":"https://www.wikidata.org/wiki/Q603880","display_name":"Finite field","level":2,"score":0.4913448393344879},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4753134846687317},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47041088342666626},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.46623513102531433},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4171648323535919},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4168379306793213},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.34033918380737305},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3211511969566345},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2693015933036804},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24655640125274658},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1661922037601471},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.16542422771453857},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16309571266174316},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2009.5274961","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2009.5274961","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 European Conference on Circuit Theory and Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W103938206","https://openalex.org/W156735343","https://openalex.org/W1569612250","https://openalex.org/W1634085391","https://openalex.org/W1660562555","https://openalex.org/W1880212920","https://openalex.org/W1969341770","https://openalex.org/W2054020579","https://openalex.org/W2108600299","https://openalex.org/W2138011066","https://openalex.org/W2162915244","https://openalex.org/W2167456209","https://openalex.org/W2238466295","https://openalex.org/W4289127653","https://openalex.org/W6676122812"],"related_works":["https://openalex.org/W2082788688","https://openalex.org/W2488971671","https://openalex.org/W2136397546","https://openalex.org/W4246583634","https://openalex.org/W1634085391","https://openalex.org/W2121876775","https://openalex.org/W2122057705","https://openalex.org/W2167806561","https://openalex.org/W2136656113","https://openalex.org/W1543780920"],"abstract_inverted_index":{"A":[0],"new":[1],"VLSI":[2],"implementation":[3],"for":[4,31,43],"a":[5,19,54,81],"197-bit":[6],"finite":[7,88],"field":[8,86,89],"multiplier":[9,48,62],"using":[10],"redundant":[11],"representation":[12],"is":[13,63],"presented.":[14],"The":[15,46,60],"proposed":[16,61,99],"design":[17,49],"uses":[18],"simple":[20],"module":[21],"designed":[22],"in":[23,103],"domino":[24],"logic":[25],"as":[26,80,97],"the":[27,32,74,98],"main":[28],"building":[29],"block":[30],"multiplier.":[33],"We":[34],"have":[35,101],"used":[36],".18":[37],"mum":[38],"CMOS":[39],"technology":[40],"from":[41],"TSMC":[42],"our":[44],"design.":[45],"final":[47],"was":[50],"successfully":[51],"simulated":[52],"at":[53,64,93],"clock":[55],"rate":[56],"of":[57,76,83],"1.82":[58],"GHz.":[59],"least":[65],"190%":[66],"more":[67],"efficient":[68],"compared":[69],"to":[70],"similar":[71],"designs,":[72],"considering":[73],"product":[75],"area":[77],"and":[78],"delay":[79],"measure":[82],"performance.":[84],"Large":[85],"size":[87],"multipliers":[90],"which":[91],"operate":[92],"high":[94],"speeds,":[95],"such":[96],"design,":[100],"applications":[102],"public":[104],"key":[105],"cryptography.":[106]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}