{"id":"https://openalex.org/W2145347161","doi":"https://doi.org/10.1109/ecctd.2007.4529680","title":"Power-constrained Bandwidth Optimization in Cascaded Open-loop Amplifiers","display_name":"Power-constrained Bandwidth Optimization in Cascaded Open-loop Amplifiers","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2145347161","doi":"https://doi.org/10.1109/ecctd.2007.4529680","mag":"2145347161"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2007.4529680","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2007.4529680","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 18th European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030782483","display_name":"Francesco Centurelli","orcid":"https://orcid.org/0000-0003-3880-2546"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Francesco Centurelli","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica (DIE), Universit\u00e0 di Roma La Sapienza, Rome, Italy","Dipt. di Ing. Elettron., Univ. di Roma, Rome"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica (DIE), Universit\u00e0 di Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipt. di Ing. Elettron., Univ. di Roma, Rome","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070430111","display_name":"Pietro Monsurr\u00f2","orcid":"https://orcid.org/0000-0002-3821-6566"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Pietro Monsurro","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica (DIE), Universit\u00e0 di Roma La Sapienza, Rome, Italy","Dipt. di Ing. Elettron., Univ. di Roma, Rome"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica (DIE), Universit\u00e0 di Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipt. di Ing. Elettron., Univ. di Roma, Rome","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Trifiletti","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica (DIE), Universit\u00e0 di Roma La Sapienza, Rome, Italy","Dipt. di Ing. Elettron., Univ. di Roma, Rome"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica (DIE), Universit\u00e0 di Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipt. di Ing. Elettron., Univ. di Roma, Rome","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5030782483"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.17741378,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"651","last_page":"654"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.7201069593429565},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6470900774002075},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.6062107086181641},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.544679582118988},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.4752499759197235},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.45584267377853394},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.44960078597068787},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.4188433885574341},{"id":"https://openalex.org/keywords/gain\u2013bandwidth-product","display_name":"Gain\u2013bandwidth product","score":0.41833555698394775},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.35898399353027344},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2102339267730713},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09720832109451294},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09335935115814209}],"concepts":[{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.7201069593429565},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6470900774002075},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.6062107086181641},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.544679582118988},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.4752499759197235},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.45584267377853394},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.44960078597068787},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.4188433885574341},{"id":"https://openalex.org/C38566628","wikidata":"https://www.wikidata.org/wiki/Q1634194","display_name":"Gain\u2013bandwidth product","level":5,"score":0.41833555698394775},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.35898399353027344},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2102339267730713},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09720832109451294},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09335935115814209},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ecctd.2007.4529680","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2007.4529680","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 18th European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/366978","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/366978","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1503933700","https://openalex.org/W1569638374","https://openalex.org/W1715923638","https://openalex.org/W2060524130","https://openalex.org/W2099320899","https://openalex.org/W2134241880","https://openalex.org/W2142130114","https://openalex.org/W4298334616"],"related_works":["https://openalex.org/W2058545256","https://openalex.org/W4200606051","https://openalex.org/W2394034449","https://openalex.org/W2904654231","https://openalex.org/W4210807885","https://openalex.org/W2051045034","https://openalex.org/W2248915580","https://openalex.org/W2999380399","https://openalex.org/W4304890870","https://openalex.org/W2126779451"],"abstract_inverted_index":{"For":[0],"very":[1],"high":[2,18],"frequency":[3],"applications":[4],"feedback":[5],"is":[6,35,66],"not":[7],"a":[8,42],"suitable":[9,67],"technique":[10,65],"to":[11,16,37,82,111,117],"be":[12],"employed.":[13],"In":[14,28],"order":[15,116],"achieve":[17],"gain":[19],"and":[20,52,71,100],"large":[21],"bandwidth,":[22],"several":[23],"open-loop":[24],"stages":[25],"are":[26],"cascaded.":[27],"this":[29],"paper":[30],"we":[31],"show":[32],"that":[33],"it":[34],"possible":[36],"improve":[38],"the":[39,58,77,84,109],"bandwidth":[40],"of":[41,60,79],"cascaded":[43],"amplifier,":[44],"given":[45],"constraints":[46],"on":[47],"input":[48],"resistance,":[49],"load":[50],"capacitance":[51],"total":[53],"bias":[54],"current,":[55],"by":[56],"tapering":[57],"size":[59],"each":[61],"amplifier":[62],"stage.":[63],"The":[64,106],"for":[68],"both":[69],"MOS":[70],"BJT":[72],"technologies,":[73],"with":[74],"or":[75],"without":[76],"use":[78],"voltage":[80],"followers":[81],"drive":[83],"load.":[85],"A":[86],"Matlab":[87],"model,":[88],"which":[89],"can":[90],"take":[91],"into":[92],"account":[93],"also":[94],"parasitic":[95],"effects,":[96],"has":[97,103],"been":[98,104],"derived":[99],"its":[101],"accuracy":[102],"verified.":[105],"model":[107],"enables":[108],"designer":[110],"quickly":[112],"optimize":[113],"sizing":[114],"in":[115],"maximize":[118],"bandwidth.":[119]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}