{"id":"https://openalex.org/W2123904911","doi":"https://doi.org/10.1109/ecctd.2007.4529679","title":"Mismatch Tolerant, Continuous Time, Rail to Rail, Gain Enhanced CMOS Amplifiers","display_name":"Mismatch Tolerant, Continuous Time, Rail to Rail, Gain Enhanced CMOS Amplifiers","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2123904911","doi":"https://doi.org/10.1109/ecctd.2007.4529679","mag":"2123904911"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2007.4529679","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2007.4529679","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 18th European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026162174","display_name":"M. Cianella","orcid":null},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Cianella","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \u201cTor Vergata\u201d, Roma, Italy","Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"Tor Vergata\", Roma, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \u201cTor Vergata\u201d, Roma, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"Tor Vergata\", Roma, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024180124","display_name":"Christian Falconi","orcid":"https://orcid.org/0000-0002-5220-4588"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. Falconi","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \u201cTor Vergata\u201d, Roma, Italy","Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"Tor Vergata\", Roma, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \u201cTor Vergata\u201d, Roma, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"Tor Vergata\", Roma, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109127983","display_name":"A. D\u2019Amico","orcid":"https://orcid.org/0000-0003-4313-9283"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. D'Amico","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \u201cTor Vergata\u201d, Roma, Italy","Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"Tor Vergata\", Roma, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \u201cTor Vergata\u201d, Roma, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"Tor Vergata\", Roma, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]},{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Scotti","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma Tor Vergata, Rome, Italy","Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \u201cLa Sapienza\u201d, Roma, Italy","Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"La Sapienza\", Roma, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \u201cLa Sapienza\u201d, Roma, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"La Sapienza\", Roma, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]},{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Trifiletti","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma Tor Vergata, Rome, Italy","Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \u201cLa Sapienza\u201d, Roma, Italy","Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"La Sapienza\", Roma, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \u201cLa Sapienza\u201d, Roma, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"La Sapienza\", Roma, Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"48","issue":null,"first_page":"647","last_page":"650"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.6872209906578064},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6860891580581665},{"id":"https://openalex.org/keywords/current-sense-amplifier","display_name":"Current sense amplifier","score":0.6718024611473083},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5905400514602661},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5681498050689697},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4736948013305664},{"id":"https://openalex.org/keywords/open-loop-gain","display_name":"Open-loop gain","score":0.4407973885536194},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4262779951095581},{"id":"https://openalex.org/keywords/automatic-gain-control","display_name":"Automatic gain control","score":0.3912346661090851},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3592870831489563},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.33884716033935547},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.30620867013931274},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2973095774650574}],"concepts":[{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.6872209906578064},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6860891580581665},{"id":"https://openalex.org/C182442803","wikidata":"https://www.wikidata.org/wiki/Q5195113","display_name":"Current sense amplifier","level":5,"score":0.6718024611473083},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5905400514602661},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5681498050689697},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4736948013305664},{"id":"https://openalex.org/C143931264","wikidata":"https://www.wikidata.org/wiki/Q5932986","display_name":"Open-loop gain","level":5,"score":0.4407973885536194},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4262779951095581},{"id":"https://openalex.org/C177502760","wikidata":"https://www.wikidata.org/wiki/Q782524","display_name":"Automatic gain control","level":4,"score":0.3912346661090851},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3592870831489563},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.33884716033935547},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.30620867013931274},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2973095774650574},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/ecctd.2007.4529679","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2007.4529679","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 18th European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},{"id":"pmh:oai:art.torvergata.it:2108/34054","is_oa":false,"landing_page_url":"http://hdl.handle.net/2108/34054","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.uniroma1.it:11573/219316","is_oa":false,"landing_page_url":"https://hdl.handle.net/11573/219316","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W372969434","https://openalex.org/W390056388","https://openalex.org/W1532407590","https://openalex.org/W1541193610","https://openalex.org/W1566907904","https://openalex.org/W1573705743","https://openalex.org/W1578989368","https://openalex.org/W1597866562","https://openalex.org/W2112364701","https://openalex.org/W2112415404","https://openalex.org/W2112611349","https://openalex.org/W2125776391","https://openalex.org/W2157919318","https://openalex.org/W2169339930","https://openalex.org/W4206140566","https://openalex.org/W6612610358","https://openalex.org/W6613467900","https://openalex.org/W6633902130","https://openalex.org/W6634442843","https://openalex.org/W6635564731","https://openalex.org/W6678428115"],"related_works":["https://openalex.org/W994323718","https://openalex.org/W2022738546","https://openalex.org/W200089558","https://openalex.org/W2342194500","https://openalex.org/W2357914858","https://openalex.org/W2024941792","https://openalex.org/W2242312965","https://openalex.org/W4377235202","https://openalex.org/W1594109447","https://openalex.org/W4205557468"],"abstract_inverted_index":{"We":[0],"describe":[1],"continuous":[2],"time,":[3],"rail":[4],"to":[5,19],"rail,":[6],"gain":[7,13,54],"enhanced":[8],"voltage":[9,38],"amplifiers":[10],"with":[11],"a":[12,31,37,41,52,64],"error":[14],"which":[15],"is":[16,28],"almost":[17],"insensitive":[18],"mismatch":[20],"of":[21,60],"active":[22],"devices.":[23],"Though":[24],"the":[25],"proposed":[26],"approach":[27],"general,":[29],"as":[30],"preliminary":[32],"test":[33],"we":[34],"have":[35],"designed":[36],"amplifier":[39],"in":[40],"standard":[42],"0.35":[43],"mum":[44],"CMOS":[45],"process;":[46],"Montecarlo":[47],"and":[48,63],"AC":[49],"simulations":[50],"demonstrate":[51],"significant":[53],"enhancement,":[55],"its":[56],"robustness":[57],"against":[58],"spread":[59],"process":[61],"parameters":[62],"small":[65],"output":[66],"resistance.":[67]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}