{"id":"https://openalex.org/W2115872211","doi":"https://doi.org/10.1109/ecctd.2007.4529649","title":"A rail-to-rail DC-enhanced adaptive biased fully differential OTA","display_name":"A rail-to-rail DC-enhanced adaptive biased fully differential OTA","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2115872211","doi":"https://doi.org/10.1109/ecctd.2007.4529649","mag":"2115872211"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2007.4529649","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2007.4529649","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 18th European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070509034","display_name":"Giuseppe Ferri","orcid":"https://orcid.org/0000-0002-8060-9558"},"institutions":[{"id":"https://openalex.org/I26415053","display_name":"University of L'Aquila","ror":"https://ror.org/01j9p1r26","country_code":"IT","type":"education","lineage":["https://openalex.org/I26415053"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Ferri","raw_affiliation_strings":["Department of Electrical and Information Engineering, University of L'' Aquila, Italy","Dept. of Electr. & Inf. Eng., Univ. of L'Aquila, L'Aquila"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Information Engineering, University of L'' Aquila, Italy","institution_ids":["https://openalex.org/I26415053"]},{"raw_affiliation_string":"Dept. of Electr. & Inf. Eng., Univ. of L'Aquila, L'Aquila","institution_ids":["https://openalex.org/I26415053"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043525605","display_name":"Vincenzo Stornelli","orcid":"https://orcid.org/0000-0001-7082-9429"},"institutions":[{"id":"https://openalex.org/I26415053","display_name":"University of L'Aquila","ror":"https://ror.org/01j9p1r26","country_code":"IT","type":"education","lineage":["https://openalex.org/I26415053"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Vincenzo Stornelli","raw_affiliation_strings":["Department of Electrical and Information Engineering, University of L'' Aquila, Italy","Dept. of Electr. & Inf. Eng., Univ. of L'Aquila, L'Aquila"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Information Engineering, University of L'' Aquila, Italy","institution_ids":["https://openalex.org/I26415053"]},{"raw_affiliation_string":"Dept. of Electr. & Inf. Eng., Univ. of L'Aquila, L'Aquila","institution_ids":["https://openalex.org/I26415053"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071885582","display_name":"Andrea De Marcellis","orcid":"https://orcid.org/0000-0003-2490-7486"},"institutions":[{"id":"https://openalex.org/I26415053","display_name":"University of L'Aquila","ror":"https://ror.org/01j9p1r26","country_code":"IT","type":"education","lineage":["https://openalex.org/I26415053"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea De Marcellis","raw_affiliation_strings":["Department of Electrical and Information Engineering, University of L'' Aquila, Italy","Dept. of Electr. & Inf. Eng., Univ. of L'Aquila, L'Aquila"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Information Engineering, University of L'' Aquila, Italy","institution_ids":["https://openalex.org/I26415053"]},{"raw_affiliation_string":"Dept. of Electr. & Inf. Eng., Univ. of L'Aquila, L'Aquila","institution_ids":["https://openalex.org/I26415053"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083106465","display_name":"Angelo Celeste","orcid":null},"institutions":[{"id":"https://openalex.org/I26415053","display_name":"University of L'Aquila","ror":"https://ror.org/01j9p1r26","country_code":"IT","type":"education","lineage":["https://openalex.org/I26415053"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Angelo Celeste","raw_affiliation_strings":["Department of Electrical and Information Engineering, University of L'' Aquila, Italy","Dept. of Electr. & Inf. Eng., Univ. of L'Aquila, L'Aquila"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Information Engineering, University of L'' Aquila, Italy","institution_ids":["https://openalex.org/I26415053"]},{"raw_affiliation_string":"Dept. of Electr. & Inf. Eng., Univ. of L'Aquila, L'Aquila","institution_ids":["https://openalex.org/I26415053"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I26415053"],"apc_list":null,"apc_paid":null,"fwci":1.4954,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.8042618,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"527","last_page":"530"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.7689889669418335},{"id":"https://openalex.org/keywords/slew-rate","display_name":"Slew rate","score":0.7498843669891357},{"id":"https://openalex.org/keywords/operational-transconductance-amplifier","display_name":"Operational transconductance amplifier","score":0.7045660614967346},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.5796862244606018},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5745411515235901},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5302003622055054},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.5213790535926819},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4944009780883789},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.4772239029407501},{"id":"https://openalex.org/keywords/differential-amplifier","display_name":"Differential amplifier","score":0.4761362373828888},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4249138832092285},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3893055021762848},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.36860722303390503},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32169970870018005},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.13392651081085205}],"concepts":[{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.7689889669418335},{"id":"https://openalex.org/C82517063","wikidata":"https://www.wikidata.org/wiki/Q1591315","display_name":"Slew rate","level":3,"score":0.7498843669891357},{"id":"https://openalex.org/C58117264","wikidata":"https://www.wikidata.org/wiki/Q1239595","display_name":"Operational transconductance amplifier","level":5,"score":0.7045660614967346},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.5796862244606018},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5745411515235901},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5302003622055054},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.5213790535926819},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4944009780883789},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.4772239029407501},{"id":"https://openalex.org/C11722477","wikidata":"https://www.wikidata.org/wiki/Q1056298","display_name":"Differential amplifier","level":4,"score":0.4761362373828888},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4249138832092285},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3893055021762848},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.36860722303390503},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32169970870018005},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.13392651081085205}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2007.4529649","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2007.4529649","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 18th European Conference on Circuit Theory and Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8199999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W342098007","https://openalex.org/W599585416","https://openalex.org/W632349745","https://openalex.org/W643793950","https://openalex.org/W1530621902","https://openalex.org/W1603163067","https://openalex.org/W1964034808","https://openalex.org/W1968300101","https://openalex.org/W1984886993","https://openalex.org/W2021729022","https://openalex.org/W2102657463","https://openalex.org/W2104649329","https://openalex.org/W2124235720","https://openalex.org/W2154597885","https://openalex.org/W2164070053","https://openalex.org/W2168750194","https://openalex.org/W6685038183"],"related_works":["https://openalex.org/W2783539788","https://openalex.org/W2134780641","https://openalex.org/W4235119538","https://openalex.org/W2384930422","https://openalex.org/W2954565801","https://openalex.org/W2074029859","https://openalex.org/W3106125200","https://openalex.org/W2394349332","https://openalex.org/W2004741588","https://openalex.org/W2921550143"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"a":[3,57,64,73,78],"novel":[4],"rail-to-rail":[5,44],"fully":[6],"differential":[7],"operational":[8],"transconductance":[9],"amplifier":[10],"(OTA)":[11],"working":[12],"at":[13],"lowsupply":[14],"voltages":[15],"(1.5V)":[16],"with":[17],"reduced":[18],"consumption":[19],"and":[20],"showing":[21],"high":[22,48],"DC":[23,49],"gain":[24,50],"is":[25,54],"presented.":[26],"An":[27],"adaptive":[28],"biasing":[29],"circuit":[30],"allows":[31],"to":[32],"obtain":[33],"low":[34],"stand-by":[35],"power":[36],"dissipation":[37],"(lower":[38],"than":[39],"0.19":[40],"mW":[41],"in":[42,63],"the":[43,47,93,96,99],"version),":[45],"while":[46],"(over":[51],"80":[52],"dB)":[53],"ensured":[55],"by":[56],"positive":[58],"feedback.":[59],"The":[60,84],"circuit,":[61],"designed":[62],"standard":[65],"CMOS":[66],"integrated":[67],"technology":[68],"(AMS":[69],"0.35":[70],"\u03bcm),":[71],"has":[72],"40":[74],"V/\u03bcs":[75],"slew-rate":[76],"for":[77],"capacitive":[79],"load":[80],"of":[81,87,98],"15":[82],"pF.":[83],"calculated":[85],"values":[86],"two":[88],"quality":[89],"factors,":[90],"named":[91],"FOMS/Lin":[92],"literature,":[94],"show":[95],"validity":[97],"proposed":[100],"OTA.":[101]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}