{"id":"https://openalex.org/W2111811717","doi":"https://doi.org/10.1109/ecctd.2007.4529627","title":"CCII-based high-valued inductance simulators with minumum number of active elements","display_name":"CCII-based high-valued inductance simulators with minumum number of active elements","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2111811717","doi":"https://doi.org/10.1109/ecctd.2007.4529627","mag":"2111811717"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2007.4529627","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2007.4529627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 18th European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070509034","display_name":"Giuseppe Ferri","orcid":"https://orcid.org/0000-0002-8060-9558"},"institutions":[{"id":"https://openalex.org/I26415053","display_name":"University of L'Aquila","ror":"https://ror.org/01j9p1r26","country_code":"IT","type":"education","lineage":["https://openalex.org/I26415053"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Ferri","raw_affiliation_strings":["Dipartimento Ing. Elettrica e dell'Informazione, Universit\u00e1 di L'Aquila, L'Aquila, Italy","Dip. Ing. Elettr. e dell'Inf., Univ. di L'Aquila, L'Aquila"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento Ing. Elettrica e dell'Informazione, Universit\u00e1 di L'Aquila, L'Aquila, Italy","institution_ids":["https://openalex.org/I26415053"]},{"raw_affiliation_string":"Dip. Ing. Elettr. e dell'Inf., Univ. di L'Aquila, L'Aquila","institution_ids":["https://openalex.org/I26415053"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010684248","display_name":"N. Guerrini","orcid":"https://orcid.org/0000-0001-9420-8838"},"institutions":[{"id":"https://openalex.org/I1286704778","display_name":"Rutherford Appleton Laboratory","ror":"https://ror.org/03gq8fr08","country_code":"GB","type":"facility","lineage":["https://openalex.org/I1286704778","https://openalex.org/I162524378","https://openalex.org/I4210087105"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"N. C. Guerrini","raw_affiliation_strings":["CCRLC Ruthelford Appleton Laboratory, Chilton, Oxfordshire, UK","CCLRC-Rutherford Appleton Laboratory, Chilton, OX11 0QX, Oxfordshire, U.K"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CCRLC Ruthelford Appleton Laboratory, Chilton, Oxfordshire, UK","institution_ids":[]},{"raw_affiliation_string":"CCLRC-Rutherford Appleton Laboratory, Chilton, OX11 0QX, Oxfordshire, U.K","institution_ids":["https://openalex.org/I1286704778"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068733525","display_name":"R. Romanato","orcid":null},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Romanato","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"La Sapienza\", Rome, Italy","Dipartimento di Ingegneria Elettronica, University di Roma \u00bfLa Sapienza,\u00bf Via Eudossiana 18, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"La Sapienza\", Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, University di Roma \u00bfLa Sapienza,\u00bf Via Eudossiana 18, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Scotti","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"La Sapienza\", Rome, Italy","Dipartimento di Ingegneria Elettronica, University di Roma \u00bfLa Sapienza,\u00bf Via Eudossiana 18, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"La Sapienza\", Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, University di Roma \u00bfLa Sapienza,\u00bf Via Eudossiana 18, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Trifiletti","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"La Sapienza\", Rome, Italy","Dipartimento di Ingegneria Elettronica, University di Roma \u00bfLa Sapienza,\u00bf Via Eudossiana 18, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"La Sapienza\", Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, University di Roma \u00bfLa Sapienza,\u00bf Via Eudossiana 18, Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"440","last_page":"443"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inductance","display_name":"Inductance","score":0.8890123963356018},{"id":"https://openalex.org/keywords/equivalent-series-inductance","display_name":"Equivalent series inductance","score":0.7738385200500488},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5803617835044861},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5559551119804382},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5386417508125305},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47348058223724365},{"id":"https://openalex.org/keywords/integrable-system","display_name":"Integrable system","score":0.4625837802886963},{"id":"https://openalex.org/keywords/equivalent-series-resistance","display_name":"Equivalent series resistance","score":0.46054384112358093},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.41670137643814087},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3797193169593811},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28530216217041016},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17812758684158325},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1374591886997223}],"concepts":[{"id":"https://openalex.org/C29210110","wikidata":"https://www.wikidata.org/wiki/Q177897","display_name":"Inductance","level":3,"score":0.8890123963356018},{"id":"https://openalex.org/C141490761","wikidata":"https://www.wikidata.org/wiki/Q5384728","display_name":"Equivalent series inductance","level":4,"score":0.7738385200500488},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5803617835044861},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5559551119804382},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5386417508125305},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47348058223724365},{"id":"https://openalex.org/C200741047","wikidata":"https://www.wikidata.org/wiki/Q1957758","display_name":"Integrable system","level":2,"score":0.4625837802886963},{"id":"https://openalex.org/C14485415","wikidata":"https://www.wikidata.org/wiki/Q5384730","display_name":"Equivalent series resistance","level":3,"score":0.46054384112358093},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.41670137643814087},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3797193169593811},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28530216217041016},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17812758684158325},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1374591886997223},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ecctd.2007.4529627","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2007.4529627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 18th European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/219320","is_oa":false,"landing_page_url":"https://hdl.handle.net/11573/219320","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W342098007","https://openalex.org/W1969423740","https://openalex.org/W1982874905","https://openalex.org/W2039404188","https://openalex.org/W2050676600","https://openalex.org/W2063490088","https://openalex.org/W2078913441","https://openalex.org/W2082049371","https://openalex.org/W2091708336","https://openalex.org/W2115825354","https://openalex.org/W2120852997","https://openalex.org/W2125700335","https://openalex.org/W2137820834","https://openalex.org/W2146907984","https://openalex.org/W2147376663","https://openalex.org/W2165228126","https://openalex.org/W2170416090","https://openalex.org/W6634301319"],"related_works":["https://openalex.org/W3205678237","https://openalex.org/W2371924276","https://openalex.org/W2949499314","https://openalex.org/W2074913316","https://openalex.org/W2365402110","https://openalex.org/W2349179171","https://openalex.org/W2166925515","https://openalex.org/W2039573805","https://openalex.org/W2373643149","https://openalex.org/W2890547595"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"novel":[3,55],"CCII-based":[4],"circuit":[5],"solutions":[6],"for":[7,16],"the":[8,31,36,39,51,59,62,75],"implementation":[9],"of":[10,27,38,47,61],"grounded":[11],"and":[12],"floating":[13],"inductance":[14,41,64],"simulators":[15],"integrable":[17],"low":[18,52],"frequency":[19],"applications.":[20],"The":[21],"circuits,":[22],"implementing":[23],"a":[24],"minimum":[25],"number":[26],"active":[28],"components,":[29],"allow":[30],"reduction":[32],"and,":[33],"in":[34],"theory,":[35],"zeroing":[37],"undesired":[40],"series":[42],"resistance,":[43],"with":[44,66],"consequent":[45],"increase":[46,58],"operating":[48],"range":[49],"towards":[50],"frequencies.":[53],"A":[54],"idea":[56],"to":[57],"value":[60],"equivalent":[63],"achievable":[65],"CCII":[67],"based":[68],"topologies":[69],"is":[70],"presented.":[71],"Simulation":[72],"results,":[73],"confirming":[74],"theoretical":[76],"expectations,":[77],"are":[78],"also":[79],"included.":[80]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}