{"id":"https://openalex.org/W2636359731","doi":"https://doi.org/10.1109/ecctd.2007.4529601","title":"Continuous-time filter featuring Q and frequency on-chip automatic tuning","display_name":"Continuous-time filter featuring Q and frequency on-chip automatic tuning","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2636359731","doi":"https://doi.org/10.1109/ecctd.2007.4529601","mag":"2636359731"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2007.4529601","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2007.4529601","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 18th European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027161966","display_name":"A. Ot\u00edn","orcid":"https://orcid.org/0000-0003-1403-1505"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"A. Otin","raw_affiliation_strings":["Group of Electronic Design (I3A), University of Zaragoza, Zaragoza, Spain"],"affiliations":[{"raw_affiliation_string":"Group of Electronic Design (I3A), University of Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075718351","display_name":"S. Celma","orcid":"https://orcid.org/0000-0003-0182-7723"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"S. Celma","raw_affiliation_strings":["Group of Electronic Design (I3A), University of Zaragoza, Zaragoza, Spain"],"affiliations":[{"raw_affiliation_string":"Group of Electronic Design (I3A), University of Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047274950","display_name":"C. Aldea","orcid":"https://orcid.org/0000-0003-2874-6368"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"C. Aldea","raw_affiliation_strings":["Group of Electronic Design (I3A), University of Zaragoza, Zaragoza, Spain"],"affiliations":[{"raw_affiliation_string":"Group of Electronic Design (I3A), University of Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5027161966"],"corresponding_institution_ids":["https://openalex.org/I255234318"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.36836727,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"336","last_page":"339"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.7524839639663696},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6181086897850037},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5556010007858276},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.5431126952171326},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5327600836753845},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.47247785329818726},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4252217710018158},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20707359910011292},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1518685221672058},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11600735783576965},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.09900322556495667},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07950282096862793}],"concepts":[{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.7524839639663696},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6181086897850037},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5556010007858276},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.5431126952171326},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5327600836753845},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.47247785329818726},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4252217710018158},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20707359910011292},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1518685221672058},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11600735783576965},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.09900322556495667},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07950282096862793},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2007.4529601","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2007.4529601","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 18th European Conference on Circuit Theory and Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1576002325","https://openalex.org/W1594101521","https://openalex.org/W1906722665","https://openalex.org/W1998284495","https://openalex.org/W2016564688","https://openalex.org/W2096244624","https://openalex.org/W2121201427","https://openalex.org/W2128232473","https://openalex.org/W2161289806"],"related_works":["https://openalex.org/W2034349229","https://openalex.org/W3004219868","https://openalex.org/W4366783034","https://openalex.org/W1972415042","https://openalex.org/W4313221225","https://openalex.org/W2150642609","https://openalex.org/W2005410346","https://openalex.org/W2023494387","https://openalex.org/W4306816370","https://openalex.org/W2387393571"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"report":[4],"the":[5,37,49,68,83,88,93,96,100],"on-chip":[6],"automatic":[7],"tuning":[8,31,59,90],"of":[9,65,95,111,117],"digitally":[10],"programmable":[11],"continuous-time":[12],"G":[13],"<sub":[14],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[15],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">m</sub>":[16],"-C":[17],"filters":[18],"with":[19,62,108],"a":[20,25,43,114],"wide":[21],"operation":[22],"range":[23],"employing":[24],"hybrid":[26],"analog/fine-digital/coarse":[27],"master-slave":[28],"scheme.":[29],"The":[30,56],"method,":[32],"for":[33,104],"both":[34],"Q-factor":[35],"and":[36,52,67,102,113],"characteristic":[38,97],"frequency,":[39],"is":[40,60,79,86],"based":[41],"on":[42],"digital":[44,57,77,84],"phase":[45],"comparator":[46],"included":[47],"in":[48],"phase-locked":[50],"loop":[51],"achieves":[53],"high-precision":[54],"tunability.":[55],"frequency":[58,98],"obtained":[61],"an":[63,109],"error":[64,110],"plusmn4%":[66],"maximum":[69],"settling":[70,115],"time":[71,116],"when":[72],"changing":[73],"between":[74],"two":[75],"consecutive":[76],"words":[78],"0.3":[80],"mus.":[81,119],"Once":[82],"word":[85],"fixed,":[87],"fine":[89],"finely":[91],"adjusts":[92],"value":[94],"to":[99],"reference":[101],"corrects":[103],"possible":[105],"temperature":[106],"variations":[107],"plusmn5%":[112],"0.2":[118]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}