{"id":"https://openalex.org/W2128195606","doi":"https://doi.org/10.1109/ecctd.2007.4529543","title":"Verification of Split&Shift techniques for CNN hardware reduction","display_name":"Verification of Split&Shift techniques for CNN hardware reduction","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2128195606","doi":"https://doi.org/10.1109/ecctd.2007.4529543","mag":"2128195606"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2007.4529543","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2007.4529543","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 18th European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048229532","display_name":"Natalia A. Fernandez-Garcia","orcid":null},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"N.A. Fernandez-Garcia","raw_affiliation_strings":["Departamento de Electr\u00f3nica e Computaci\u00f3n, Universidade de Santiago de Compostela, Galiza, Spain","Dept. de Electron. e Comput., Univ. de Santiago de Compostela, Santiago de Compostela"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Electr\u00f3nica e Computaci\u00f3n, Universidade de Santiago de Compostela, Galiza, Spain","institution_ids":["https://openalex.org/I200284239"]},{"raw_affiliation_string":"Dept. de Electron. e Comput., Univ. de Santiago de Compostela, Santiago de Compostela","institution_ids":["https://openalex.org/I200284239"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008893511","display_name":"Jordi Alb\u00f3-Canals","orcid":null},"institutions":[{"id":"https://openalex.org/I47652572","display_name":"La Salle University","ror":"https://ror.org/02beve479","country_code":"US","type":"education","lineage":["https://openalex.org/I47652572"]},{"id":"https://openalex.org/I5593406","display_name":"Universitat Ramon Llull","ror":"https://ror.org/04p9k2z50","country_code":"ES","type":"education","lineage":["https://openalex.org/I5593406"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"Jordi Albo-Canals","raw_affiliation_strings":["Departament d'Electr\u00f3nica, Enginyeria i Arquitectura La Salle, Universitat Ramon Llull, Barcelona, Spain","Departament d\u00bfElectr\u00f3nica, Enginyeria i Arquitectura La Salle, Universitat Ramon Llull, E-08022 Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departament d'Electr\u00f3nica, Enginyeria i Arquitectura La Salle, Universitat Ramon Llull, Barcelona, Spain","institution_ids":["https://openalex.org/I5593406"]},{"raw_affiliation_string":"Departament d\u00bfElectr\u00f3nica, Enginyeria i Arquitectura La Salle, Universitat Ramon Llull, E-08022 Barcelona, Spain","institution_ids":["https://openalex.org/I47652572"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077550469","display_name":"V.M. Brea","orcid":"https://orcid.org/0000-0003-0078-0425"},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Victor M. Brea","raw_affiliation_strings":["Departamento de Electr\u00f3nica e Computaci\u00f3n, Universidade de Santiago de Compostela, Galiza, Spain","Departamento de Electr\u00f3nica e Computaci\u00f3n, Universidade de Santiago de Compostela, E-15782, Galiza, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Electr\u00f3nica e Computaci\u00f3n, Universidade de Santiago de Compostela, Galiza, Spain","institution_ids":["https://openalex.org/I200284239"]},{"raw_affiliation_string":"Departamento de Electr\u00f3nica e Computaci\u00f3n, Universidade de Santiago de Compostela, E-15782, Galiza, Spain","institution_ids":["https://openalex.org/I200284239"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010998773","display_name":"Jordi Riera-Babures","orcid":null},"institutions":[{"id":"https://openalex.org/I47652572","display_name":"La Salle University","ror":"https://ror.org/02beve479","country_code":"US","type":"education","lineage":["https://openalex.org/I47652572"]},{"id":"https://openalex.org/I5593406","display_name":"Universitat Ramon Llull","ror":"https://ror.org/04p9k2z50","country_code":"ES","type":"education","lineage":["https://openalex.org/I5593406"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"Jordi Riera-Babures","raw_affiliation_strings":["Departament d'Electr\u00f3nica, Enginyeria i Arquitectura La Salle, Universitat Ramon Llull, Barcelona, Spain","Departament d\u00bfElectr\u00f3nica, Enginyeria i Arquitectura La Salle, Universitat Ramon Llull, E-08022 Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departament d'Electr\u00f3nica, Enginyeria i Arquitectura La Salle, Universitat Ramon Llull, Barcelona, Spain","institution_ids":["https://openalex.org/I5593406"]},{"raw_affiliation_string":"Departament d\u00bfElectr\u00f3nica, Enginyeria i Arquitectura La Salle, Universitat Ramon Llull, E-08022 Barcelona, Spain","institution_ids":["https://openalex.org/I47652572"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041970396","display_name":"D. Cabello","orcid":"https://orcid.org/0000-0002-4859-2899"},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Diego Cabello","raw_affiliation_strings":["Departamento de Electr\u00f3nica e Computaci\u00f3n, Universidade de Santiago de Compostela, Galiza, Spain","Departamento de Electr\u00f3nica e Computaci\u00f3n, Universidade de Santiago de Compostela, E-15782, Galiza, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Electr\u00f3nica e Computaci\u00f3n, Universidade de Santiago de Compostela, Galiza, Spain","institution_ids":["https://openalex.org/I200284239"]},{"raw_affiliation_string":"Departamento de Electr\u00f3nica e Computaci\u00f3n, Universidade de Santiago de Compostela, E-15782, Galiza, Spain","institution_ids":["https://openalex.org/I200284239"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107871507","display_name":"X. Vilasis-Cardona","orcid":"https://orcid.org/0000-0002-1915-9543"},"institutions":[{"id":"https://openalex.org/I47652572","display_name":"La Salle University","ror":"https://ror.org/02beve479","country_code":"US","type":"education","lineage":["https://openalex.org/I47652572"]},{"id":"https://openalex.org/I5593406","display_name":"Universitat Ramon Llull","ror":"https://ror.org/04p9k2z50","country_code":"ES","type":"education","lineage":["https://openalex.org/I5593406"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"Xavier Vilasis-Cardona","raw_affiliation_strings":["Departament d'Electr\u00f3nica, Enginyeria i Arquitectura La Salle, Universitat Ramon Llull, Barcelona, Spain","Departament d\u00bfElectr\u00f3nica, Enginyeria i Arquitectura La Salle, Universitat Ramon Llull, E-08022 Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departament d'Electr\u00f3nica, Enginyeria i Arquitectura La Salle, Universitat Ramon Llull, Barcelona, Spain","institution_ids":["https://openalex.org/I5593406"]},{"raw_affiliation_string":"Departament d\u00bfElectr\u00f3nica, Enginyeria i Arquitectura La Salle, Universitat Ramon Llull, E-08022 Barcelona, Spain","institution_ids":["https://openalex.org/I47652572"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5048229532"],"corresponding_institution_ids":["https://openalex.org/I200284239"],"apc_list":null,"apc_paid":null,"fwci":0.6733,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.75735453,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"88","last_page":"91"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9890999794006348,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9843999743461609,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7998461723327637},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7845214009284973},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7581155896186829},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.506332516670227},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4536225199699402},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41232308745384216}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7998461723327637},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7845214009284973},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7581155896186829},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.506332516670227},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4536225199699402},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41232308745384216},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2007.4529543","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2007.4529543","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 18th European Conference on Circuit Theory and Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6100000143051147,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321837","display_name":"Ministerio de Econom\u00eda y Competitividad","ror":"https://ror.org/034900433"},{"id":"https://openalex.org/F4320326655","display_name":"Xunta de Galicia","ror":"https://ror.org/0181xnw06"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2013339404","https://openalex.org/W2029343309","https://openalex.org/W2051518172","https://openalex.org/W2117148079","https://openalex.org/W2139740037","https://openalex.org/W2151162785","https://openalex.org/W2467244262"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"The":[0],"so-called":[1],"split&shift":[2],"(S&S)":[3],"methodology":[4,32,54],"has":[5],"previously":[6],"been":[7],"introduced":[8],"as":[9],"an":[10,38],"effective":[11],"area":[12],"saving":[13],"technique":[14],"for":[15],"hardware":[16],"implementation":[17,36],"of":[18,29,42,48,51],"cellular":[19],"non-linear":[20],"networks.":[21],"This":[22],"work":[23],"provides":[24],"the":[25,52],"first":[26],"experimental":[27],"proof":[28],"such":[30],"a":[31,34],"through":[33],"circuit":[35],"over":[37],"FPGA":[39],"platform.":[40],"Results":[41],"area,":[43],"processing":[44],"time":[45],"and":[46],"functionality":[47],"different":[49],"instances":[50],"S&S":[53],"are":[55],"given.":[56]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-29T09:16:38.111599","created_date":"2025-10-10T00:00:00"}