{"id":"https://openalex.org/W2109753537","doi":"https://doi.org/10.1109/ecctd.2007.4529529","title":"An evolutionary optimization kernel using a dynamic GA-SVM model applied to analog IC design","display_name":"An evolutionary optimization kernel using a dynamic GA-SVM model applied to analog IC design","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2109753537","doi":"https://doi.org/10.1109/ecctd.2007.4529529","mag":"2109753537"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2007.4529529","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2007.4529529","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 18th European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031390248","display_name":"Manuel Barros","orcid":"https://orcid.org/0000-0002-5891-1371"},"institutions":[{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]},{"id":"https://openalex.org/I4210126619","display_name":"Instituto Polit\u00e9cnico de Tomar","ror":"https://ror.org/03gsfpp62","country_code":"PT","type":"education","lineage":["https://openalex.org/I4210126619"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Manuel Barros","raw_affiliation_strings":["Instituto de Telecomunica\u00e7\u00f5es, Instituto Polit\u00e9cnico de Tomar, Tomar, Portugal","Inst. Politec. de Tomar, Tomar"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunica\u00e7\u00f5es, Instituto Polit\u00e9cnico de Tomar, Tomar, Portugal","institution_ids":["https://openalex.org/I4210120471","https://openalex.org/I4210126619"]},{"raw_affiliation_string":"Inst. Politec. de Tomar, Tomar","institution_ids":["https://openalex.org/I4210126619"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009254375","display_name":"Jorge Guilherme","orcid":"https://orcid.org/0000-0001-9304-4974"},"institutions":[{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]},{"id":"https://openalex.org/I4210126619","display_name":"Instituto Polit\u00e9cnico de Tomar","ror":"https://ror.org/03gsfpp62","country_code":"PT","type":"education","lineage":["https://openalex.org/I4210126619"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jorge Guilherme","raw_affiliation_strings":["Instituto de Telecomunica\u00e7\u00f5es, Instituto Polit\u00e9cnico de Tomar, Tomar, Portugal","Inst. Politec. de Tomar, Tomar"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunica\u00e7\u00f5es, Instituto Polit\u00e9cnico de Tomar, Tomar, Portugal","institution_ids":["https://openalex.org/I4210120471","https://openalex.org/I4210126619"]},{"raw_affiliation_string":"Inst. Politec. de Tomar, Tomar","institution_ids":["https://openalex.org/I4210126619"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056512471","display_name":"Nuno Horta","orcid":"https://orcid.org/0000-0002-1687-1447"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]},{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Nuno Horta","raw_affiliation_strings":["Instituto de Telecomunica\u00e7\u00f5es, Instituto Superior T\u00e9cnico, Lisboa, Portugal","Instituto Superior T\u00e9cnico, Instituto de Telecomunica\u00e7\u00f5es, Av. Rovisco Pais 1, 1049-001 Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunica\u00e7\u00f5es, Instituto Superior T\u00e9cnico, Lisboa, Portugal","institution_ids":["https://openalex.org/I4210120471","https://openalex.org/I4387152517"]},{"raw_affiliation_string":"Instituto Superior T\u00e9cnico, Instituto de Telecomunica\u00e7\u00f5es, Av. Rovisco Pais 1, 1049-001 Lisboa, Portugal","institution_ids":["https://openalex.org/I141596103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4973,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.80260559,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"7","issue":null,"first_page":"32","last_page":"35"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.69118332862854},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.6465643644332886},{"id":"https://openalex.org/keywords/support-vector-machine","display_name":"Support vector machine","score":0.6336015462875366},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5990117192268372},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4722157120704651},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.44154462218284607},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4302663505077362},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.41913336515426636},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.414936363697052},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.41376444697380066},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22461307048797607},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13162818551063538},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1061568558216095}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.69118332862854},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.6465643644332886},{"id":"https://openalex.org/C12267149","wikidata":"https://www.wikidata.org/wiki/Q282453","display_name":"Support vector machine","level":2,"score":0.6336015462875366},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5990117192268372},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4722157120704651},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.44154462218284607},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4302663505077362},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.41913336515426636},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.414936363697052},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.41376444697380066},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22461307048797607},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13162818551063538},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1061568558216095},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2007.4529529","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2007.4529529","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 18th European Conference on Circuit Theory and Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1507016871","https://openalex.org/W1561792925","https://openalex.org/W1594101521","https://openalex.org/W1996541803","https://openalex.org/W2008056655","https://openalex.org/W2113664283","https://openalex.org/W2141776905","https://openalex.org/W2144133630","https://openalex.org/W2147849504","https://openalex.org/W2153635508","https://openalex.org/W2162964517","https://openalex.org/W2165666706","https://openalex.org/W3120421331"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W217279133","https://openalex.org/W2393487946","https://openalex.org/W3214257365"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"a":[3,21],"new":[4],"design":[5,47,61],"automation":[6],"approach":[7,19,56],"to":[8,39,43],"the":[9,46,51,60],"problem":[10],"of":[11,62],"sizing":[12],"analog":[13],"ICs":[14],"is":[15,37,57],"described.":[16],"The":[17,54],"proposed":[18,55],"employs":[20],"dynamic":[22],"learning":[23],"scheme,":[24],"based":[25],"on":[26],"Support":[27],"Vector":[28],"Machines":[29],"(SVMs),":[30],"which":[31],"together":[32],"with":[33],"an":[34],"evolutionary":[35],"strategy":[36],"used":[38],"create":[40],"feasibility":[41],"models":[42],"efficiently":[44],"prune":[45],"search":[48],"space":[49],"during":[50],"optimization":[52],"process.":[53],"demonstrated":[58],"for":[59],"CMOS":[63],"operational":[64],"amplifiers.":[65]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}