{"id":"https://openalex.org/W2135907574","doi":"https://doi.org/10.1109/ecctd.2007.4529526","title":"Automated synthesis of complex analog circuits","display_name":"Automated synthesis of complex analog circuits","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W2135907574","doi":"https://doi.org/10.1109/ecctd.2007.4529526","mag":"2135907574"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2007.4529526","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2007.4529526","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 18th European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029270525","display_name":"Georges Gielen","orcid":"https://orcid.org/0000-0002-4061-9428"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Georges Gielen","raw_affiliation_strings":["ESAT-MICAS, Department of Electrical Engineering, Katholieke Universiteit Leuven, Leuven, Belgium","Dept. of Electr. Eng., Katholieke Univ. Leuven, Leuven#TAB#"],"affiliations":[{"raw_affiliation_string":"ESAT-MICAS, Department of Electrical Engineering, Katholieke Universiteit Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Katholieke Univ. Leuven, Leuven#TAB#","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046756864","display_name":"Tom Eeckelaert","orcid":null},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Tom Eeckelaert","raw_affiliation_strings":["ESAT-MICAS, Department of Electrical Engineering, Katholieke Universiteit Leuven, Leuven, Belgium","Dept. of Electr. Eng., Katholieke Univ. Leuven, Leuven#TAB#"],"affiliations":[{"raw_affiliation_string":"ESAT-MICAS, Department of Electrical Engineering, Katholieke Universiteit Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Katholieke Univ. Leuven, Leuven#TAB#","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013611541","display_name":"Ewout Martens","orcid":"https://orcid.org/0000-0001-5485-1837"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Ewout Martens","raw_affiliation_strings":["ESAT-MICAS, Department of Electrical Engineering, Katholieke Universiteit Leuven, Leuven, Belgium","Dept. of Electr. Eng., Katholieke Univ. Leuven, Leuven#TAB#"],"affiliations":[{"raw_affiliation_string":"ESAT-MICAS, Department of Electrical Engineering, Katholieke Universiteit Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Katholieke Univ. Leuven, Leuven#TAB#","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050441975","display_name":"Trent McConaghy","orcid":null},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Trent McConaghy","raw_affiliation_strings":["ESAT-MICAS, Department of Electrical Engineering, Katholieke Universiteit Leuven, Leuven, Belgium","Dept. of Electr. Eng., Katholieke Univ. Leuven, Leuven#TAB#"],"affiliations":[{"raw_affiliation_string":"ESAT-MICAS, Department of Electrical Engineering, Katholieke Universiteit Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Katholieke Univ. Leuven, Leuven#TAB#","institution_ids":["https://openalex.org/I99464096"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5029270525"],"corresponding_institution_ids":["https://openalex.org/I99464096"],"apc_list":null,"apc_paid":null,"fwci":1.0537,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.79721328,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"20","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.7158069014549255},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.7093091011047363},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6403872966766357},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6400652527809143},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5155181884765625},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5023508071899414},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.48898494243621826},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.41757088899612427},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20942026376724243},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15398338437080383},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1073654294013977}],"concepts":[{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.7158069014549255},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.7093091011047363},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6403872966766357},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6400652527809143},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5155181884765625},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5023508071899414},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.48898494243621826},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.41757088899612427},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20942026376724243},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15398338437080383},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1073654294013977},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2007.4529526","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2007.4529526","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 18th European Conference on Circuit Theory and Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321730","display_name":"Fonds Wetenschappelijk Onderzoek","ror":"https://ror.org/03qtxy027"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1512779070","https://openalex.org/W2015027191","https://openalex.org/W2015786528","https://openalex.org/W2102790609","https://openalex.org/W2121112734","https://openalex.org/W2125324513","https://openalex.org/W2141776905","https://openalex.org/W2566193534"],"related_works":["https://openalex.org/W4242258007","https://openalex.org/W2155285526","https://openalex.org/W2007222089","https://openalex.org/W2031235560","https://openalex.org/W2394022884","https://openalex.org/W2161335888","https://openalex.org/W2185815555","https://openalex.org/W4298123071","https://openalex.org/W2071235072","https://openalex.org/W4318953393"],"abstract_inverted_index":{"CMOS":[0],"technology":[1],"is":[2,52,71,99,102],"evolving":[3],"deeper":[4,6],"and":[5],"into":[7],"the":[8,13,44,47,55,92],"nanometer":[9],"era,":[10],"which":[11,21],"makes":[12],"integration":[14],"of":[15,20,46,59,96],"entire":[16],"systems":[17,98],"possible,":[18],"many":[19],"are":[22],"mixed-signal":[23],"in":[24,83],"nature,":[25],"including":[26],"analog":[27,40,60,97],"and/or":[28],"RF":[29],"parts.":[30],"This":[31,101],"demands":[32],"for":[33,38,54,91],"efficient":[34,56],"automated":[35],"synthesis":[36,95],"techniques":[37],"these":[39],"circuits":[41,61,76],"that":[42,73],"include":[43],"variability":[45],"circuit":[48],"parameters.":[49],"A":[50,67],"technique":[51],"presented":[53],"yield":[57,65],"optimization":[58,69],"based":[62,77],"on":[63,78],"evolution-generated":[64],"models.":[66],"hierarchical":[68],"method":[70,90],"described":[72],"optimizes":[74],"complex":[75],"combining":[79],"Pareto-optimal":[80],"performance":[81],"models":[82],"a":[84],"bottom-up":[85],"way.":[86],"Finally,":[87],"an":[88],"evolution-based":[89],"true":[93],"architectural":[94],"presented.":[100],"illustrated":[103],"with":[104],"several":[105],"examples.":[106]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}