{"id":"https://openalex.org/W1491495644","doi":"https://doi.org/10.1109/ecctd.2005.1523130","title":"Statistical analysis of CMOS current reference","display_name":"Statistical analysis of CMOS current reference","publication_year":2006,"publication_date":"2006-10-11","ids":{"openalex":"https://openalex.org/W1491495644","doi":"https://doi.org/10.1109/ecctd.2005.1523130","mag":"1491495644"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2005.1523130","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2005.1523130","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043263679","display_name":"Gianluca Giustolisi","orcid":"https://orcid.org/0000-0002-2181-2169"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"G. Giustolisi","raw_affiliation_strings":["DIEES, Universit\u00e0 di Catania, Italy"],"affiliations":[{"raw_affiliation_string":"DIEES, Universit\u00e0 di Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105833712","display_name":"G. Palumbo","orcid":null},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Palumbo","raw_affiliation_strings":["DIELS, Universita di Catania, Italy"],"affiliations":[{"raw_affiliation_string":"DIELS, Universita di Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068097998","display_name":"M. Gaibotti","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Gaibotti","raw_affiliation_strings":["STMicroelectronics, Site, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Site, Catania, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081936726","display_name":"M. Pisasale","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Pisasale","raw_affiliation_strings":["STMicroelectronics, Site, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Site, Catania, Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5043263679"],"corresponding_institution_ids":["https://openalex.org/I39063666"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04183634,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"341","last_page":"344"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7162242531776428},{"id":"https://openalex.org/keywords/current","display_name":"Current (fluid)","score":0.7161418199539185},{"id":"https://openalex.org/keywords/statistic","display_name":"Statistic","score":0.6928155422210693},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6524356007575989},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5373494029045105},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4944119453430176},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.4338889420032501},{"id":"https://openalex.org/keywords/current-limiting","display_name":"Current limiting","score":0.41644829511642456},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2810215950012207},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18751466274261475},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.14762043952941895},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1085016131401062}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7162242531776428},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.7161418199539185},{"id":"https://openalex.org/C89128539","wikidata":"https://www.wikidata.org/wiki/Q1949963","display_name":"Statistic","level":2,"score":0.6928155422210693},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6524356007575989},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5373494029045105},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4944119453430176},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.4338889420032501},{"id":"https://openalex.org/C204106720","wikidata":"https://www.wikidata.org/wiki/Q15856134","display_name":"Current limiting","level":3,"score":0.41644829511642456},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2810215950012207},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18751466274261475},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.14762043952941895},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1085016131401062},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2005.1523130","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2005.1523130","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1501285939","https://openalex.org/W1594101521","https://openalex.org/W1667165204","https://openalex.org/W1998284495","https://openalex.org/W2036488048","https://openalex.org/W2091696547","https://openalex.org/W2110033475","https://openalex.org/W2134173566","https://openalex.org/W2140823559","https://openalex.org/W2150842933","https://openalex.org/W2164546195","https://openalex.org/W2522991329"],"related_works":["https://openalex.org/W2387316697","https://openalex.org/W2144789955","https://openalex.org/W2113058922","https://openalex.org/W2031341053","https://openalex.org/W1995832295","https://openalex.org/W1981776476","https://openalex.org/W2124196078","https://openalex.org/W4241238243","https://openalex.org/W2136396860","https://openalex.org/W2575331564"],"abstract_inverted_index":{"A":[0],"simple":[1],"CMOS":[2],"current":[3,26],"reference":[4],"circuit":[5],"is":[6,27,31],"introduced":[7],"and,":[8,41],"after":[9],"a":[10],"short":[11],"description":[12],"of":[13,23,35],"its":[14],"behavior,":[15],"analytical":[16],"model":[17,30],"able":[18],"to":[19],"predict":[20],"the":[21,24],"statistic":[22],"output":[25],"derived.":[28],"The":[29],"validated":[32],"by":[33],"means":[34],"both":[36],"simulation":[37],"and":[38],"measurement":[39],"results":[40],"finally,":[42],"some":[43],"design":[44],"guidelines":[45],"are":[46],"given.":[47]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}