{"id":"https://openalex.org/W1534142785","doi":"https://doi.org/10.1109/ecctd.2005.1523103","title":"Ladder network modeling for closed-form interconnect time delay determination","display_name":"Ladder network modeling for closed-form interconnect time delay determination","publication_year":2006,"publication_date":"2006-10-11","ids":{"openalex":"https://openalex.org/W1534142785","doi":"https://doi.org/10.1109/ecctd.2005.1523103","mag":"1534142785"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2005.1523103","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2005.1523103","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002230752","display_name":"Giulio Antonini","orcid":"https://orcid.org/0000-0001-5433-6173"},"institutions":[{"id":"https://openalex.org/I26415053","display_name":"University of L'Aquila","ror":"https://ror.org/01j9p1r26","country_code":"IT","type":"education","lineage":["https://openalex.org/I26415053"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"G. Antonini","raw_affiliation_strings":["Department of Electrical Engineering, University of L'Aquila, Italy","Universita degli Studi dell'Aquila, L'Aquila, Abruzzo, IT"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of L'Aquila, Italy","institution_ids":["https://openalex.org/I26415053"]},{"raw_affiliation_string":"Universita degli Studi dell'Aquila, L'Aquila, Abruzzo, IT","institution_ids":["https://openalex.org/I26415053"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070509034","display_name":"Giuseppe Ferri","orcid":"https://orcid.org/0000-0002-8060-9558"},"institutions":[{"id":"https://openalex.org/I26415053","display_name":"University of L'Aquila","ror":"https://ror.org/01j9p1r26","country_code":"IT","type":"education","lineage":["https://openalex.org/I26415053"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Ferri","raw_affiliation_strings":["Dept. of Electr. Eng., L'Aquila Univ., Italy"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng., L'Aquila Univ., Italy","institution_ids":["https://openalex.org/I26415053"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5002230752"],"corresponding_institution_ids":["https://openalex.org/I26415053"],"apc_list":null,"apc_paid":null,"fwci":0.7522,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71382084,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"233","last_page":"236"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.8492774963378906},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6741782426834106},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6393311023712158},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49559247493743896},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.48500892519950867},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4798930883407593},{"id":"https://openalex.org/keywords/closed-form-expression","display_name":"Closed-form expression","score":0.4385790228843689},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.4171045422554016},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19467905163764954},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15794655680656433},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11455956101417542},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07353061437606812}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.8492774963378906},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6741782426834106},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6393311023712158},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49559247493743896},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.48500892519950867},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4798930883407593},{"id":"https://openalex.org/C4530962","wikidata":"https://www.wikidata.org/wiki/Q777407","display_name":"Closed-form expression","level":2,"score":0.4385790228843689},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.4171045422554016},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19467905163764954},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15794655680656433},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11455956101417542},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07353061437606812},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2005.1523103","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2005.1523103","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1984588379","https://openalex.org/W2109301501","https://openalex.org/W2123692429","https://openalex.org/W2133365606","https://openalex.org/W2138337420","https://openalex.org/W2144732222","https://openalex.org/W2367816239","https://openalex.org/W3143002681"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W1927636319","https://openalex.org/W3015599398","https://openalex.org/W2792778858","https://openalex.org/W2188730438","https://openalex.org/W2367816239","https://openalex.org/W2034656493","https://openalex.org/W1875529755","https://openalex.org/W1997308464","https://openalex.org/W2123314372"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"new":[4],"method":[5],"for":[6],"computing":[7],"time":[8],"delay":[9],"of":[10,20],"RC":[11],"interconnects":[12],"based":[13],"on":[14],"closed":[15],"form":[16],"polynomials.":[17],"The":[18],"accuracy":[19],"the":[21],"proposed":[22],"formulas":[23],"is":[24],"tested":[25],"by":[26],"comparison":[27],"with":[28],"Spice":[29],"simulations":[30],"and":[31],"results":[32],"available":[33],"in":[34],"literature.":[35]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}