{"id":"https://openalex.org/W1505495157","doi":"https://doi.org/10.1109/ecctd.2005.1523007","title":"Performance estimator for an analog design automation system using EKV-modeled analog circuits","display_name":"Performance estimator for an analog design automation system using EKV-modeled analog circuits","publication_year":2006,"publication_date":"2006-10-11","ids":{"openalex":"https://openalex.org/W1505495157","doi":"https://doi.org/10.1109/ecctd.2005.1523007","mag":"1505495157"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2005.1523007","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2005.1523007","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007051253","display_name":"Engin Deniz","orcid":"https://orcid.org/0000-0002-2999-0429"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"E. Deniz","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Bo\u011fazi\u00e7i University, Turkey","Dept. of Electr. & Electron. Eng., Bogazici Univ., I\u0301stanbul, Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Bo\u011fazi\u00e7i University, Turkey","institution_ids":["https://openalex.org/I4405392"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Bogazici Univ., I\u0301stanbul, Turkey","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052669741","display_name":"G\u00fcnhan D\u00fcndar","orcid":"https://orcid.org/0000-0003-2044-2706"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"G. Dundar","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Bo\u011fazi\u00e7i University, Turkey","Dept. of Electr. & Electron. Eng., Bogazici Univ., I\u0301stanbul, Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Bo\u011fazi\u00e7i University, Turkey","institution_ids":["https://openalex.org/I4405392"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Bogazici Univ., I\u0301stanbul, Turkey","institution_ids":["https://openalex.org/I4405392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4405392"],"apc_list":null,"apc_paid":null,"fwci":0.5226,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.5331813,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":"2","issue":null,"first_page":"119","last_page":"122"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.7332589626312256},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.6916753053665161},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6358237266540527},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6304718255996704},{"id":"https://openalex.org/keywords/estimator","display_name":"Estimator","score":0.6210212111473083},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.608845055103302},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5870835781097412},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5685449242591858},{"id":"https://openalex.org/keywords/analog-device","display_name":"Analog device","score":0.5683615207672119},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.548134982585907},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5284005999565125},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4751833975315094},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.37425386905670166},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3384472727775574},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2559167742729187},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23145845532417297},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20270615816116333},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19463196396827698},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17129093408584595},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.06795111298561096}],"concepts":[{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.7332589626312256},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.6916753053665161},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6358237266540527},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6304718255996704},{"id":"https://openalex.org/C185429906","wikidata":"https://www.wikidata.org/wiki/Q1130160","display_name":"Estimator","level":2,"score":0.6210212111473083},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.608845055103302},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5870835781097412},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5685449242591858},{"id":"https://openalex.org/C90711627","wikidata":"https://www.wikidata.org/wiki/Q3742408","display_name":"Analog device","level":4,"score":0.5683615207672119},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.548134982585907},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5284005999565125},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4751833975315094},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.37425386905670166},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3384472727775574},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2559167742729187},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23145845532417297},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20270615816116333},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19463196396827698},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17129093408584595},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.06795111298561096},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2005.1523007","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2005.1523007","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1557864159","https://openalex.org/W1986873938","https://openalex.org/W1996541803","https://openalex.org/W2079826846","https://openalex.org/W2116754772","https://openalex.org/W2168416793","https://openalex.org/W4206585040","https://openalex.org/W4251706518"],"related_works":["https://openalex.org/W4242619554","https://openalex.org/W2116226449","https://openalex.org/W1493881961","https://openalex.org/W133135164","https://openalex.org/W2783925005","https://openalex.org/W1981652693","https://openalex.org/W2007222089","https://openalex.org/W2008534674","https://openalex.org/W1862020018","https://openalex.org/W2422288158"],"abstract_inverted_index":{"Design":[0],"automation":[1,36],"is":[2,46],"an":[3,33],"attractive":[4],"solution":[5],"for":[6,21],"improving":[7],"efficiency":[8],"and":[9,67,92],"productivity":[10],"in":[11],"the":[12,30,50,54,60,71,77,85,96,99],"analog":[13,34,65,90],"domain.":[14],"This":[15],"paper":[16],"describes":[17],"a":[18,23],"novel":[19],"method":[20,45],"designing":[22],"performance":[24,80],"estimator":[25],"(PE)":[26],"tool":[27],"to":[28,58,74,87,94],"increase":[29],"speed":[31],"of":[32,53,62,98],"design":[35],"flow":[37],"presented":[38],"by":[39],"Balkir":[40],"et":[41],"al.":[42],"(2003).":[43],"The":[44],"based":[47],"on":[48,69],"using":[49],"analytical":[51],"equations":[52],"EKV":[55],"transistor":[56],"model":[57],"estimate":[59],"behavior":[61],"some":[63],"basic":[64,89],"blocks":[66,91],"later":[68],"utilizing":[70],"block":[72],"estimations":[73],"arrive":[75],"at":[76],"final":[78],"circuit":[79],"estimation.":[81],"Finally,":[82],"we":[83],"apply":[84],"PE":[86],"various":[88],"circuits":[93],"observe":[95],"effectiveness":[97],"method.":[100]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}