{"id":"https://openalex.org/W1524782694","doi":"https://doi.org/10.1109/ecctd.2005.1522964","title":"Optimised Montgomery domain inversion on FPGA","display_name":"Optimised Montgomery domain inversion on FPGA","publication_year":2006,"publication_date":"2006-10-11","ids":{"openalex":"https://openalex.org/W1524782694","doi":"https://doi.org/10.1109/ecctd.2005.1522964","mag":"1524782694"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2005.1522964","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2005.1522964","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064844452","display_name":"F. Crowe","orcid":null},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"F. Crowe","raw_affiliation_strings":["Department of Electrical & Electronic Engineering, University College Cork, Ireland","Dept. o f Electr. & Electron. Eng., Cork Univ. Coll., Ireland"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronic Engineering, University College Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]},{"raw_affiliation_string":"Dept. o f Electr. & Electron. Eng., Cork Univ. Coll., Ireland","institution_ids":["https://openalex.org/I27577105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076611738","display_name":"Alan J. Daly","orcid":"https://orcid.org/0000-0002-6760-8374"},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"A. Daly","raw_affiliation_strings":["Department of Electrical & Electronic Engineering, University College Cork, Ireland","Dept. o f Electr. & Electron. Eng., Cork Univ. Coll., Ireland"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronic Engineering, University College Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]},{"raw_affiliation_string":"Dept. o f Electr. & Electron. Eng., Cork Univ. Coll., Ireland","institution_ids":["https://openalex.org/I27577105"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020472295","display_name":"William P. Marnane","orcid":"https://orcid.org/0000-0002-5039-1498"},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"W. Marnane","raw_affiliation_strings":["Department of Electrical & Electronic Engineering, University College Cork, Ireland","Dept. o f Electr. & Electron. Eng., Cork Univ. Coll., Ireland"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronic Engineering, University College Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]},{"raw_affiliation_string":"Dept. o f Electr. & Electron. Eng., Cork Univ. Coll., Ireland","institution_ids":["https://openalex.org/I27577105"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5064844452"],"corresponding_institution_ids":["https://openalex.org/I27577105"],"apc_list":null,"apc_paid":null,"fwci":2.4625,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.90407758,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":"1","issue":null,"first_page":"277","last_page":"280"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10237","display_name":"Cryptography and Data Security","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.972599983215332,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7700700759887695},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7631072998046875},{"id":"https://openalex.org/keywords/inversion","display_name":"Inversion (geology)","score":0.705009937286377},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6905274391174316},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5356838703155518},{"id":"https://openalex.org/keywords/cryptosystem","display_name":"Cryptosystem","score":0.4326176345348358},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40550047159194946},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37532249093055725},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3643498420715332},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3259912133216858},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.257432758808136},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.058437734842300415}],"concepts":[{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7700700759887695},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7631072998046875},{"id":"https://openalex.org/C1893757","wikidata":"https://www.wikidata.org/wiki/Q3653001","display_name":"Inversion (geology)","level":3,"score":0.705009937286377},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6905274391174316},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5356838703155518},{"id":"https://openalex.org/C6295992","wikidata":"https://www.wikidata.org/wiki/Q976521","display_name":"Cryptosystem","level":3,"score":0.4326176345348358},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40550047159194946},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37532249093055725},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3643498420715332},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3259912133216858},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.257432758808136},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.058437734842300415},{"id":"https://openalex.org/C109007969","wikidata":"https://www.wikidata.org/wiki/Q749565","display_name":"Structural basin","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2005.1522964","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2005.1522964","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320834","display_name":"Enterprise Ireland","ror":"https://ror.org/023z51242"},{"id":"https://openalex.org/F4320337392","display_name":"Division of Electrical, Communications and Cyber Systems","ror":"https://ror.org/01krpsy48"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1508193711","https://openalex.org/W2003736153","https://openalex.org/W2004814164","https://openalex.org/W2032055818","https://openalex.org/W2036378739","https://openalex.org/W2117634280","https://openalex.org/W2142727297","https://openalex.org/W2157672296","https://openalex.org/W2263452264","https://openalex.org/W4237773356","https://openalex.org/W6651121328"],"related_works":["https://openalex.org/W17155033","https://openalex.org/W3207760230","https://openalex.org/W1496222301","https://openalex.org/W1590307681","https://openalex.org/W2536018345","https://openalex.org/W4312814274","https://openalex.org/W4285370786","https://openalex.org/W2296488620","https://openalex.org/W2358353312","https://openalex.org/W2353836703"],"abstract_inverted_index":{"Modular":[0],"inversion":[1,18,50],"is":[2,41],"a":[3,14,35],"critical":[4],"operation":[5],"in":[6,43,70],"elliptic":[7],"curve":[8],"cryptosystems":[9],"(ECC).":[10],"This":[11],"paper":[12],"presents":[13],"hardware":[15],"optimised":[16],"modular":[17],"algorithm":[19],"targeted":[20],"towards":[21],"an":[22,49,54,68],"FPGA":[23],"implementation.":[24],"It":[25],"exploits":[26],"the":[27,31,44,60],"underlying":[28],"structure":[29],"of":[30],"device,":[32],"leading":[33],"to":[34,52,56],"fast":[36],"and":[37],"efficient":[38],"design.":[39],"Arithmetic":[40],"performed":[42],"Montgomery":[45],"domain,":[46],"which":[47],"allows":[48],"result":[51],"be":[53],"input":[55],"further":[57],"operations":[58],"without":[59],"need":[61],"for":[62],"domain":[63],"conversion.":[64],"Results":[65],"presented":[66],"show":[67],"increase":[69],"throughput":[71],"over":[72],"existing":[73],"inverter":[74],"designs":[75],"on":[76],"reconfigurable":[77],"logic.":[78]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2014,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}