{"id":"https://openalex.org/W1563339568","doi":"https://doi.org/10.1109/ecctd.2005.1522942","title":"Hybrid genetic algorithm engine for high-speed floorplanning","display_name":"Hybrid genetic algorithm engine for high-speed floorplanning","publication_year":2006,"publication_date":"2006-10-11","ids":{"openalex":"https://openalex.org/W1563339568","doi":"https://doi.org/10.1109/ecctd.2005.1522942","mag":"1563339568"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2005.1522942","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2005.1522942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048821605","display_name":"Masayuki Yoshikawa","orcid":"https://orcid.org/0000-0003-3106-3277"},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"M. Yoshikawa","raw_affiliation_strings":["Department of VLSI System Design, Ritsumeikan University, Japan","Dept. of VLSI Syst. Design, Univ. Ritsumeikan, Kyoto, Japan"],"affiliations":[{"raw_affiliation_string":"Department of VLSI System Design, Ritsumeikan University, Japan","institution_ids":["https://openalex.org/I135768898"]},{"raw_affiliation_string":"Dept. of VLSI Syst. Design, Univ. Ritsumeikan, Kyoto, Japan","institution_ids":["https://openalex.org/I135768898"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110223979","display_name":"Hidekazu Terai","orcid":null},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Terai","raw_affiliation_strings":["Department of VLSI System Design, Ritsumeikan University, Japan","Dept. of VLSI Syst. Design, Univ. Ritsumeikan, Kyoto, Japan"],"affiliations":[{"raw_affiliation_string":"Department of VLSI System Design, Ritsumeikan University, Japan","institution_ids":["https://openalex.org/I135768898"]},{"raw_affiliation_string":"Dept. of VLSI Syst. Design, Univ. Ritsumeikan, Kyoto, Japan","institution_ids":["https://openalex.org/I135768898"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5048821605"],"corresponding_institution_ids":["https://openalex.org/I135768898"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.04187176,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"189","last_page":"192"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12176","display_name":"Optimization and Packing Problems","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10996","display_name":"Computational Geometry and Mesh Generation","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/1704","display_name":"Computer Graphics and Computer-Aided Design"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7922255992889404},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.7922158241271973},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.6795100569725037},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6446704268455505},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6193264722824097},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5543585419654846},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49759867787361145},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.4658781886100769},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4286859929561615},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42138487100601196},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32923799753189087},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3125538229942322},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11154782772064209}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7922255992889404},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.7922158241271973},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.6795100569725037},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6446704268455505},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6193264722824097},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5543585419654846},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49759867787361145},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.4658781886100769},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4286859929561615},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42138487100601196},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32923799753189087},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3125538229942322},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11154782772064209},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2005.1522942","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2005.1522942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1483231892","https://openalex.org/W1489417573","https://openalex.org/W1587248790","https://openalex.org/W1659842140","https://openalex.org/W2056760934","https://openalex.org/W2130095471","https://openalex.org/W2154462472","https://openalex.org/W4238982329","https://openalex.org/W6628989480"],"related_works":["https://openalex.org/W2055008360","https://openalex.org/W2135118255","https://openalex.org/W1500063550","https://openalex.org/W215057456","https://openalex.org/W2165891825","https://openalex.org/W2106366463","https://openalex.org/W1535718467","https://openalex.org/W4231092740","https://openalex.org/W4239364405","https://openalex.org/W4251805775"],"abstract_inverted_index":{"This":[0],"paper":[1],"discusses":[2],"the":[3,25,40,61,67,74,84,90],"architecture":[4,27,42,63,86],"for":[5,45],"high-speed":[6],"floorplanning":[7],"using":[8],"sequence":[9],"pair":[10],"representation":[11],"based":[12],"on":[13,49,69,76,79],"hybrid":[14,18],"genetic":[15,47],"algorithms.":[16],"The":[17],"optimization":[19],"of":[20],"GA":[21,50],"and":[22,51],"SA":[23],"in":[24],"proposed":[26,41,62,85],"realized":[28,64],"searching":[29],"not":[30,65],"only":[31,66],"globally":[32],"but":[33,72],"also":[34,73],"locally.":[35],"To":[36],"keep":[37],"general":[38],"purpose,":[39],"is":[43],"flexible":[44],"many":[46],"operations":[48],"achieves":[52],"high":[53],"speed":[54],"processing":[55],"by":[56],"adopting":[57],"dedicated":[58],"hardware.":[59],"Furthermore,":[60],"pipeline":[68,75],"evaluation":[70],"phase,":[71],"evolutionary":[77],"phase":[78],"GA.":[80],"Simulation":[81],"results":[82],"evaluating":[83],"are":[87],"shown":[88],"to":[89],"effectiveness.":[91]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}