{"id":"https://openalex.org/W2099002460","doi":"https://doi.org/10.1109/ecc.2015.7330928","title":"Fast FPGA prototyping toolbox for embedded optimization","display_name":"Fast FPGA prototyping toolbox for embedded optimization","publication_year":2015,"publication_date":"2015-07-01","ids":{"openalex":"https://openalex.org/W2099002460","doi":"https://doi.org/10.1109/ecc.2015.7330928","mag":"2099002460"},"language":"en","primary_location":{"id":"doi:10.1109/ecc.2015.7330928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecc.2015.7330928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 European Control Conference (ECC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10044/1/88509","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084956301","display_name":"Andrea Suardi","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Andrea Suardi","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, UK","Department of Electrical and Electronic Engineering , Imperial College , London SW7 2AZ , UK "],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering , Imperial College , London SW7 2AZ , UK ","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073800864","display_name":"Eric C. Kerrigan","orcid":"https://orcid.org/0000-0002-3967-1544"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Eric C. Kerrigan","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, UK","Department of Electrical and Electronic Engineering , Imperial College , London SW7 2AZ , UK "],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering , Imperial College , London SW7 2AZ , UK ","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029829952","display_name":"George A. Constantinides","orcid":"https://orcid.org/0000-0002-0201-310X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"George A. Constantinides","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, UK","Department of Electrical and Electronic Engineering , Imperial College , London SW7 2AZ , UK "],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering , Imperial College , London SW7 2AZ , UK ","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":4.9418,"has_fulltext":true,"cited_by_count":21,"citation_normalized_percentile":{"value":0.95396839,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"2589","last_page":"2594"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.846191942691803},{"id":"https://openalex.org/keywords/toolbox","display_name":"Toolbox","score":0.838649570941925},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.795962929725647},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6834050416946411},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5911673903465271},{"id":"https://openalex.org/keywords/scripting-language","display_name":"Scripting language","score":0.5522812604904175},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.5152087807655334},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.48023706674575806},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4404906630516052},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19647830724716187},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11736789345741272},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10286760330200195}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.846191942691803},{"id":"https://openalex.org/C2777655017","wikidata":"https://www.wikidata.org/wiki/Q1501161","display_name":"Toolbox","level":2,"score":0.838649570941925},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.795962929725647},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6834050416946411},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5911673903465271},{"id":"https://openalex.org/C61423126","wikidata":"https://www.wikidata.org/wiki/Q187432","display_name":"Scripting language","level":2,"score":0.5522812604904175},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.5152087807655334},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.48023706674575806},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4404906630516052},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19647830724716187},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11736789345741272},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10286760330200195},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ecc.2015.7330928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecc.2015.7330928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 European Control Conference (ECC)","raw_type":"proceedings-article"},{"id":"pmh:oai:spiral.imperial.ac.uk:10044/1/88509","is_oa":true,"landing_page_url":"http://hdl.handle.net/10044/1/88509","pdf_url":"http://hdl.handle.net/10044/1/88509","source":{"id":"https://openalex.org/S4306401396","display_name":"Spiral (Imperial College London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I47508984","host_organization_name":"Imperial College London","host_organization_lineage":["https://openalex.org/I47508984"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"European Control Conference (ECC)","raw_type":"Conference Paper"}],"best_oa_location":{"id":"pmh:oai:spiral.imperial.ac.uk:10044/1/88509","is_oa":true,"landing_page_url":"http://hdl.handle.net/10044/1/88509","pdf_url":"http://hdl.handle.net/10044/1/88509","source":{"id":"https://openalex.org/S4306401396","display_name":"Spiral (Imperial College London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I47508984","host_organization_name":"Imperial College London","host_organization_lineage":["https://openalex.org/I47508984"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"European Control Conference (ECC)","raw_type":"Conference Paper"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[{"id":"https://openalex.org/G6363296718","display_name":null,"funder_award_id":"EP/K503733","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G6453335347","display_name":null,"funder_award_id":"EP/K503733/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G6517434949","display_name":null,"funder_award_id":"K503733/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2099002460.pdf","grobid_xml":"https://content.openalex.org/works/W2099002460.grobid-xml"},"referenced_works_count":30,"referenced_works":["https://openalex.org/W1524886571","https://openalex.org/W1561941139","https://openalex.org/W1578293866","https://openalex.org/W1965942262","https://openalex.org/W1970700641","https://openalex.org/W1977284223","https://openalex.org/W1984222112","https://openalex.org/W1993170675","https://openalex.org/W2043724067","https://openalex.org/W2054625910","https://openalex.org/W2068050375","https://openalex.org/W2073787051","https://openalex.org/W2073811588","https://openalex.org/W2081164216","https://openalex.org/W2090117039","https://openalex.org/W2101897824","https://openalex.org/W2106962797","https://openalex.org/W2154009134","https://openalex.org/W2159047711","https://openalex.org/W2213594914","https://openalex.org/W2399393671","https://openalex.org/W2482246557","https://openalex.org/W2704045330","https://openalex.org/W3098928855","https://openalex.org/W4251609645","https://openalex.org/W4285719527","https://openalex.org/W4301216918","https://openalex.org/W6631546732","https://openalex.org/W6634651595","https://openalex.org/W6740001066"],"related_works":["https://openalex.org/W3084276481","https://openalex.org/W2535403365","https://openalex.org/W1486911645","https://openalex.org/W2091330445","https://openalex.org/W4393106778","https://openalex.org/W2476941693","https://openalex.org/W2387024331","https://openalex.org/W2380540763","https://openalex.org/W1931527840","https://openalex.org/W2468031566"],"abstract_inverted_index":{"Traditionally":[0],"compute-intensive":[1],"optimisation":[2],"algorithms":[3,72],"have":[4],"been":[5],"implemented":[6],"on":[7,74],"CPU":[8],"based":[9],"machines,":[10],"primarily":[11],"in":[12,28],"order":[13],"to":[14,37,62,67],"reduce":[15],"development":[16],"time,":[17],"but":[18],"sacrificing":[19],"computing":[20],"speed":[21],"and":[22,65,70,90],"energy":[23],"consumption.":[24],"However,":[25],"recent":[26],"advancements":[27],"FPGA":[29,50,75,80],"technologies":[30],"are":[31],"making":[32,41],"the":[33],"design":[34,81],"effort":[35],"comparable":[36],"that":[38],"of":[39],"CPUs,":[40],"them":[42],"an":[43,57],"increasingly":[44],"viable":[45],"option.":[46],"This":[47],"paper":[48],"presents":[49],"IP":[51],"prototyping":[52],"toolbox":[53],"(PROTOIP),":[54],"which":[55],"is":[56],"Open":[58],"Source":[59],"framework":[60],"conceived":[61],"enable":[63],"researchers":[64],"engineers":[66],"design,":[68],"validate":[69],"prototype":[71],"quickly":[73],"platforms.":[76],"Abstracting":[77],"many":[78],"low-level":[79],"details,":[82],"PROTOIP":[83],"provides":[84],"custom":[85],"templates,":[86],"scripts,":[87],"example":[88],"designs":[89],"tutorials":[91],"specifically":[92],"tailored":[93],"for":[94],"embedded":[95],"optimization":[96],"applications.":[97]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}