{"id":"https://openalex.org/W3194507504","doi":"https://doi.org/10.1109/ecai52376.2021.9515041","title":"Efficient FPGA Implementation of Classic Audio Effects","display_name":"Efficient FPGA Implementation of Classic Audio Effects","publication_year":2021,"publication_date":"2021-07-01","ids":{"openalex":"https://openalex.org/W3194507504","doi":"https://doi.org/10.1109/ecai52376.2021.9515041","mag":"3194507504"},"language":"en","primary_location":{"id":"doi:10.1109/ecai52376.2021.9515041","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecai52376.2021.9515041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 13th International Conference on Electronics, Computers and Artificial Intelligence (ECAI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033365203","display_name":"Ciprian Dragoi","orcid":null},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"Ciprian Dragoi","raw_affiliation_strings":["Telecommunications Department, Politehnica University of Bucharest, Bucharest, Romania"],"affiliations":[{"raw_affiliation_string":"Telecommunications Department, Politehnica University of Bucharest, Bucharest, Romania","institution_ids":["https://openalex.org/I61641377"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038084726","display_name":"Cristian Anghel","orcid":"https://orcid.org/0000-0002-7284-6510"},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Cristian Anghel","raw_affiliation_strings":["Telecommunications Department, Politehnica University of Bucharest, Bucharest, Romania"],"affiliations":[{"raw_affiliation_string":"Telecommunications Department, Politehnica University of Bucharest, Bucharest, Romania","institution_ids":["https://openalex.org/I61641377"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047341146","display_name":"Cristian Stanciu","orcid":null},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Cristian Stanciu","raw_affiliation_strings":["Telecommunications Department, Politehnica University of Bucharest, Bucharest, Romania"],"affiliations":[{"raw_affiliation_string":"Telecommunications Department, Politehnica University of Bucharest, Bucharest, Romania","institution_ids":["https://openalex.org/I61641377"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023279451","display_name":"Constantin Paleologu","orcid":"https://orcid.org/0000-0002-0379-2360"},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Constantin Paleologu","raw_affiliation_strings":["Telecommunications Department, Politehnica University of Bucharest, Bucharest, Romania"],"affiliations":[{"raw_affiliation_string":"Telecommunications Department, Politehnica University of Bucharest, Bucharest, Romania","institution_ids":["https://openalex.org/I61641377"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5033365203"],"corresponding_institution_ids":["https://openalex.org/I61641377"],"apc_list":null,"apc_paid":null,"fwci":0.3047,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.5382691,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9681000113487244,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9681000113487244,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9559999704360962,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.954800009727478,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9129000902175903},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8877466917037964},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.743243396282196},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.7098035216331482},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6568515300750732},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5422942638397217},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4676513075828552},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44535237550735474},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4409283399581909},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.43673911690711975}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9129000902175903},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8877466917037964},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.743243396282196},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7098035216331482},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6568515300750732},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5422942638397217},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4676513075828552},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44535237550735474},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4409283399581909},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.43673911690711975},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecai52376.2021.9515041","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecai52376.2021.9515041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 13th International Conference on Electronics, Computers and Artificial Intelligence (ECAI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321408","display_name":"Ministry of Education","ror":"https://ror.org/01p262204"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2109831336","https://openalex.org/W2134975675","https://openalex.org/W2774749613"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W2364622490","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W4297665406","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W1876592433","https://openalex.org/W2101296662","https://openalex.org/W2042515040"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"some":[3],"classical":[4],"examples":[5],"of":[6,39,65,71],"audio":[7],"effects":[8],"implemented":[9],"on":[10],"a":[11],"Field":[12],"Programable":[13],"Gate":[14],"Array":[15],"(FPGA).":[16],"Combining":[17],"the":[18,25,63,66],"digital":[19],"signal":[20],"processing":[21],"(DSP)":[22],"techniques":[23],"with":[24,52],"very":[26],"high-speed":[27],"hardware":[28,68],"description":[29],"language":[30],"(VHDL)":[31],"capabilities,":[32],"efficient":[33],"architectures":[34],"from":[35,47,62],"resources":[36,69],"usage":[37],"point":[38,70],"view":[40],"are":[41,60],"proposed.":[42],"An":[43],"Artix":[44],"7":[45],"chip":[46],"Xilinx":[48,53],"is":[49],"used,":[50],"together":[51],"Vivado":[54],"Design":[55],"Studio":[56],"2020.1.":[57],"Promising":[58],"results":[59],"obtained":[61],"amount":[64],"occupied":[67],"view.":[72]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}