{"id":"https://openalex.org/W1962119361","doi":"https://doi.org/10.1109/ecai.2015.7301250","title":"Mobile system with real time route learning using Hardware Artificial Neural Network","display_name":"Mobile system with real time route learning using Hardware Artificial Neural Network","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1962119361","doi":"https://doi.org/10.1109/ecai.2015.7301250","mag":"1962119361"},"language":"en","primary_location":{"id":"doi:10.1109/ecai.2015.7301250","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecai.2015.7301250","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 7th International Conference on Electronics, Computers and Artificial Intelligence (ECAI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008957495","display_name":"Alin Gheorghita Mazare","orcid":"https://orcid.org/0000-0003-3218-9218"},"institutions":[{"id":"https://openalex.org/I185286233","display_name":"University of Pitesti","ror":"https://ror.org/058b16x44","country_code":"RO","type":"education","lineage":["https://openalex.org/I185286233"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"Alin Mazare","raw_affiliation_strings":["Department of Electronics, Computers and Electrical Engineering University of Pitesti, Faculty of Electronics, Communications and Computers, Pitesti, Romania","Department of Electronics, Computers and Electrical Engineering, University of Pitesti, Faculty of Electronics, Communications and Computers, Romania"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computers and Electrical Engineering University of Pitesti, Faculty of Electronics, Communications and Computers, Pitesti, Romania","institution_ids":["https://openalex.org/I185286233"]},{"raw_affiliation_string":"Department of Electronics, Computers and Electrical Engineering, University of Pitesti, Faculty of Electronics, Communications and Computers, Romania","institution_ids":["https://openalex.org/I185286233"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033885130","display_name":"Lauren\u0163iu Mihai Ionescu","orcid":"https://orcid.org/0000-0002-4774-9524"},"institutions":[{"id":"https://openalex.org/I185286233","display_name":"University of Pitesti","ror":"https://ror.org/058b16x44","country_code":"RO","type":"education","lineage":["https://openalex.org/I185286233"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Laurentiu-Mihai Ionescu","raw_affiliation_strings":["Department of Electronics, Computers and Electrical Engineering University of Pitesti, Faculty of Electronics, Communications and Computers, Pitesti, Romania","Department of Electronics, Computers and Electrical Engineering, University of Pitesti, Faculty of Electronics, Communications and Computers, Romania"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computers and Electrical Engineering University of Pitesti, Faculty of Electronics, Communications and Computers, Pitesti, Romania","institution_ids":["https://openalex.org/I185286233"]},{"raw_affiliation_string":"Department of Electronics, Computers and Electrical Engineering, University of Pitesti, Faculty of Electronics, Communications and Computers, Romania","institution_ids":["https://openalex.org/I185286233"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110223918","display_name":"Adrian-Ioan Lita","orcid":null},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Adrian-Ioan Lita","raw_affiliation_strings":["Pclitchnica of Bucharest, Bucharest, ROMANIA","Politehnica of Bucharest, Splaiul Independentei no. 313, sector 6, ROMANIA"],"affiliations":[{"raw_affiliation_string":"Pclitchnica of Bucharest, Bucharest, ROMANIA","institution_ids":["https://openalex.org/I61641377"]},{"raw_affiliation_string":"Politehnica of Bucharest, Splaiul Independentei no. 313, sector 6, ROMANIA","institution_ids":["https://openalex.org/I61641377"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082989688","display_name":"Gheorghe \u015eerban","orcid":null},"institutions":[{"id":"https://openalex.org/I185286233","display_name":"University of Pitesti","ror":"https://ror.org/058b16x44","country_code":"RO","type":"education","lineage":["https://openalex.org/I185286233"]},{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Gheorghe Serban","raw_affiliation_strings":["Pclitchnica of Bucharest, Bucharest, ROMANIA","Department of Electronics, Computers and Electrical Engineering, University of Pitesti, Faculty of Electronics, Communications and Computers, Romania"],"affiliations":[{"raw_affiliation_string":"Pclitchnica of Bucharest, Bucharest, ROMANIA","institution_ids":["https://openalex.org/I61641377"]},{"raw_affiliation_string":"Department of Electronics, Computers and Electrical Engineering, University of Pitesti, Faculty of Electronics, Communications and Computers, Romania","institution_ids":["https://openalex.org/I185286233"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091482099","display_name":"Marin Ionut","orcid":null},"institutions":[{"id":"https://openalex.org/I185286233","display_name":"University of Pitesti","ror":"https://ror.org/058b16x44","country_code":"RO","type":"education","lineage":["https://openalex.org/I185286233"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Marin Ionut","raw_affiliation_strings":["Department of Electronics, Computers and Electrical Engineering University of Pitesti, Faculty of Electronics, Communications and Computers, Pitesti, Romania","Department of Electronics, Computers and Electrical Engineering, University of Pitesti, Faculty of Electronics, Communications and Computers, Romania"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computers and Electrical Engineering University of Pitesti, Faculty of Electronics, Communications and Computers, Pitesti, Romania","institution_ids":["https://openalex.org/I185286233"]},{"raw_affiliation_string":"Department of Electronics, Computers and Electrical Engineering, University of Pitesti, Faculty of Electronics, Communications and Computers, Romania","institution_ids":["https://openalex.org/I185286233"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5008957495"],"corresponding_institution_ids":["https://openalex.org/I185286233"],"apc_list":null,"apc_paid":null,"fwci":0.7081,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.70275255,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9866999983787537,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7462563514709473},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7252751588821411},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6394261121749878},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.6317182779312134},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.588557779788971},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5607795715332031},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5231584310531616},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4484359622001648},{"id":"https://openalex.org/keywords/network-interface","display_name":"Network interface","score":0.4466448426246643},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.20378410816192627},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1868196725845337}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7462563514709473},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7252751588821411},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6394261121749878},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.6317182779312134},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.588557779788971},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5607795715332031},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5231584310531616},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4484359622001648},{"id":"https://openalex.org/C103987645","wikidata":"https://www.wikidata.org/wiki/Q985806","display_name":"Network interface","level":3,"score":0.4466448426246643},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.20378410816192627},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1868196725845337},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecai.2015.7301250","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecai.2015.7301250","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 7th International Conference on Electronics, Computers and Artificial Intelligence (ECAI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1514205146","https://openalex.org/W1999840153","https://openalex.org/W2029248954","https://openalex.org/W2030894804","https://openalex.org/W2046985881","https://openalex.org/W2129788035","https://openalex.org/W4241395986","https://openalex.org/W4256227743","https://openalex.org/W6662035060"],"related_works":["https://openalex.org/W1979131826","https://openalex.org/W2370066713","https://openalex.org/W1984979050","https://openalex.org/W2978161533","https://openalex.org/W2379338802","https://openalex.org/W2373259452","https://openalex.org/W2391787113","https://openalex.org/W2564701577","https://openalex.org/W365436934","https://openalex.org/W2104060635"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,7,34,58],"solution":[4,54],"for":[5,93],"tracking":[6],"mobile":[8,16],"system":[9,17,46],"using":[10,23,33],"an":[11,24,67,70],"artificial":[12,36],"neural":[13,37,77],"network.":[14,38],"The":[15,53,73],"collects":[18],"data":[19,30],"from":[20],"the":[21,45,85,88],"environment":[22],"ultrasonic":[25],"transmitter":[26],"and":[27,69,81,96],"receiver":[28],"then":[29],"is":[31,55],"processing":[32],"binary":[35],"Some":[39],"templates":[40],"have":[41],"been":[42],"pre-loaded":[43],"into":[44],"to":[47],"avoid":[48],"blockages":[49],"or":[50],"additional":[51],"routes.":[52],"implemented":[56],"on":[57],"SOC":[59],"manufactured":[60],"by":[61],"Xilinx:Zync7000":[62],"Artix":[63],"which":[64],"consists":[65],"of":[66],"FPGA":[68,74],"ARM":[71],"processor.":[72],"contains":[75,87],"hardware":[76],"network,":[78],"command":[79],"units":[80],"acquisition":[82],"unit,":[83],"while":[84],"processor":[86],"interface":[89,98],"that":[90],"provides":[91],"patterns":[92],"learning":[94],"process":[95],"communication":[97],"(Ethernet":[99],"interface).":[100]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}