{"id":"https://openalex.org/W2537738414","doi":"https://doi.org/10.1109/ebccsp.2016.7605279","title":"Fully synthesized time-to-digital converter for cellular transceivers","display_name":"Fully synthesized time-to-digital converter for cellular transceivers","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2537738414","doi":"https://doi.org/10.1109/ebccsp.2016.7605279","mag":"2537738414"},"language":"en","primary_location":{"id":"doi:10.1109/ebccsp.2016.7605279","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ebccsp.2016.7605279","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 Second International Conference on Event-based Control, Communication, and Signal Processing (EBCCSP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083016917","display_name":"Dimo Martev","orcid":"https://orcid.org/0000-0002-7347-865X"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Dimo Martev","raw_affiliation_strings":["Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, M\u00fcnchen, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, M\u00fcnchen, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000995844","display_name":"Sven Hampel","orcid":"https://orcid.org/0000-0001-8958-0977"},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sven Hampel","raw_affiliation_strings":["Intel Germany, Duisburg"],"affiliations":[{"raw_affiliation_string":"Intel Germany, Duisburg","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017567485","display_name":"Ulf Schlichtmann","orcid":"https://orcid.org/0000-0003-4431-7619"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulf Schlichtmann","raw_affiliation_strings":["Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, M\u00fcnchen, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Electronic Design Automation, Technische Universit\u00e4t M\u00fcnchen, M\u00fcnchen, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5083016917"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.10886995,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.7327328324317932},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7014048099517822},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6912735104560852},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5915327072143555},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.539649248123169},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5268610715866089},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.44266191124916077},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.44233959913253784},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4112551808357239},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32753533124923706},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.1898840367794037},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18856725096702576},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.1627691686153412},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13798591494560242}],"concepts":[{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.7327328324317932},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7014048099517822},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6912735104560852},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5915327072143555},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.539649248123169},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5268610715866089},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.44266191124916077},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.44233959913253784},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4112551808357239},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32753533124923706},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.1898840367794037},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18856725096702576},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.1627691686153412},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13798591494560242},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ebccsp.2016.7605279","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ebccsp.2016.7605279","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 Second International Conference on Event-based Control, Communication, and Signal Processing (EBCCSP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W654799228","https://openalex.org/W1968343684","https://openalex.org/W1974305460","https://openalex.org/W2084208879","https://openalex.org/W2096434843","https://openalex.org/W2152208424","https://openalex.org/W2162459040"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W2783437851","https://openalex.org/W4249165909","https://openalex.org/W1672137312","https://openalex.org/W4360861688","https://openalex.org/W3134930219","https://openalex.org/W984417604","https://openalex.org/W2967785526","https://openalex.org/W2908000842","https://openalex.org/W2036880312"],"abstract_inverted_index":{"In":[0,24],"this":[1],"paper,":[2],"the":[3,18,27,33,57,63,66,74,83,86,112,122],"design":[4,20,35,75],"of":[5,30,62,73,89,105],"a":[6,103],"fully":[7],"synthesizable":[8],"time-to-digital":[9],"converter":[10],"(TDC)":[11],"for":[12,46,121],"digital":[13],"phase":[14],"locked":[15],"loops":[16],"including":[17],"underlying":[19],"approach":[21,54,84,114],"is":[22,37],"proposed.":[23],"contrast":[25],"to":[26,78,91],"traditional":[28],"way":[29],"full-custom":[31],"implementation,":[32],"presented":[34],"flow":[36,67],"based":[38],"on":[39],"generic":[40],"RTL":[41],"description":[42],"and":[43,48,51,59,71],"VLSI":[44],"tools":[45],"synthesis":[47],"automated":[49],"place":[50],"route.":[52],"This":[53,109],"also":[55],"addresses":[56],"analog":[58],"RF":[60],"requirements":[61],"TDC.":[64],"Furthermore,":[65],"allows":[68],"rapid":[69],"modification":[70],"adaptation":[72],"with":[76],"respect":[77],"distinct":[79],"performance":[80],"parameters.":[81],"Thus,":[82],"enables":[85],"quick":[87],"migration":[88],"designs":[90,117],"more":[92],"advanced":[93],"technology":[94],"nodes.":[95],"For":[96],"an":[97],"exemplary":[98],"TDC,":[99],"manufactured":[100],"in":[101,116,124],"28nm,":[102],"resolution":[104],"8.7ps":[106],"was":[107],"measured.":[108],"demonstrates":[110],"that":[111,118],"proposed":[113],"results":[115],"are":[119],"suitable":[120],"use":[123],"current":[125],"cellular":[126],"transceivers.":[127]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}