{"id":"https://openalex.org/W4405361334","doi":"https://doi.org/10.1109/dttis62212.2024.10780399","title":"Testing ReRAM-based TCAM for Computation-in-Memory Applications","display_name":"Testing ReRAM-based TCAM for Computation-in-Memory Applications","publication_year":2024,"publication_date":"2024-10-14","ids":{"openalex":"https://openalex.org/W4405361334","doi":"https://doi.org/10.1109/dttis62212.2024.10780399"},"language":"en","primary_location":{"id":"doi:10.1109/dttis62212.2024.10780399","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dttis62212.2024.10780399","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5098922922","display_name":"Haneen G. Hezayyin","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Haneen G. Hezayyin","raw_affiliation_strings":["Karlsruhe Institute of Technology (KIT),Department of Computer Science,Karlsruhe,Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology (KIT),Department of Computer Science,Karlsruhe,Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045634195","display_name":"Mahta Mayahinia","orcid":"https://orcid.org/0000-0002-6084-9810"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mahta Mayahinia","raw_affiliation_strings":["Karlsruhe Institute of Technology (KIT),Department of Computer Science,Karlsruhe,Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology (KIT),Department of Computer Science,Karlsruhe,Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064445713","display_name":"Mehdi B. Tahoori","orcid":"https://orcid.org/0000-0002-8829-5610"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mehdi Tahoori","raw_affiliation_strings":["Karlsruhe Institute of Technology (KIT),Department of Computer Science,Karlsruhe,Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology (KIT),Department of Computer Science,Karlsruhe,Germany","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5098922922"],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":1.0114,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.78098091,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8932555913925171},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7205520272254944},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5081527233123779},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.42137858271598816},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3655130863189697},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34763985872268677},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22969800233840942},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12668120861053467},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10694250464439392},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08528026938438416}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8932555913925171},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7205520272254944},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5081527233123779},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.42137858271598816},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3655130863189697},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34763985872268677},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22969800233840942},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12668120861053467},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10694250464439392},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08528026938438416},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dttis62212.2024.10780399","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dttis62212.2024.10780399","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2096164234","https://openalex.org/W2131517804","https://openalex.org/W2148256155","https://openalex.org/W2466524429","https://openalex.org/W2868611809","https://openalex.org/W2914016769","https://openalex.org/W3013788148","https://openalex.org/W3048442933","https://openalex.org/W3082899001","https://openalex.org/W3084023049","https://openalex.org/W3171487449","https://openalex.org/W3184531420","https://openalex.org/W3216428750","https://openalex.org/W4282569389","https://openalex.org/W4401568699","https://openalex.org/W6681391788","https://openalex.org/W6745813751"],"related_works":["https://openalex.org/W2020622255","https://openalex.org/W2065076119","https://openalex.org/W4384616198","https://openalex.org/W2054635671","https://openalex.org/W4312727691","https://openalex.org/W2588373136","https://openalex.org/W2791102142","https://openalex.org/W2088897617","https://openalex.org/W2526337279","https://openalex.org/W2972326433"],"abstract_inverted_index":{"Computation":[0],"in":[1,54,172,184],"memory":[2,23,31,68,106],"(CiM)":[3],"can":[4,59,96,207],"potentially":[5],"mitigate":[6],"the":[7,14,19,30,42,63,76,81,94,102,123,135,141,163,166,178,182],"high":[8,146,179],"energy":[9,91,138],"and":[10,22,34,70,90,137,153,168,206],"latency":[11],"associated":[12],"with":[13],"back-and-forth":[15],"data":[16],"transfer":[17],"between":[18,44],"processor":[20],"core":[21],"sub-systems.":[24],"This":[25],"bottleneck":[26],"is":[27,35,48,115,149,204],"known":[28],"as":[29],"wall":[32],"problem":[33],"further":[36,98],"pressed":[37],"by":[38,100],"data-intensive":[39],"applications.":[40],"Measuring":[41],"similarity":[43,86],"two":[45],"binary":[46,84],"patterns":[47],"a":[49,116,191],"data-intensive,":[50],"highly":[51,130],"frequent":[52],"kernel":[53],"many":[55],"modern":[56],"applications":[57],"that":[58],"be":[60,97,120,156],"accelerated":[61],"using":[62],"CiM":[64,78],"concept.":[65],"Content":[66],"addressable":[67],"(CAM)":[69],"its":[71,129,145],"ternary":[72],"version":[73],"(TCAM)":[74],"are":[75],"specific":[77],"blocks":[79],"for":[80,196],"task":[82],"of":[83,93,140,150,165,181],"pattern":[85],"measurements.":[87],"The":[88,199],"performance":[89,136],"efficiency":[92],"TCAM":[95,143],"improved":[99],"utilizing":[101],"emerging":[103],"resistive":[104,132],"non-volatile":[105],"(NVM).":[107],"Among":[108],"different":[109],"NVM":[110],"technologies,":[111],"redox-based":[112],"RAM":[113],"(ReRAM)":[114],"promising":[117],"candidate":[118],"to":[119,128,155,189],"implemented":[121],"within":[122],"NVM-based":[124],"TCAM,":[125],"mainly":[126],"due":[127],"distinct":[131],"levels.":[133],"Besides":[134],"benefits":[139],"ReRAM-based":[142],"(ReTCAM),":[144],"functional":[147],"quality":[148,180],"utmost":[151],"importance":[152],"needs":[154],"carefully":[157],"taken":[158],"into":[159],"account.":[160],"More":[161],"specifically,":[162],"co-integration":[164],"ReRAM":[167],"transistor":[169],"technologies":[170],"results":[171],"new":[173],"fault":[174,210],"behaviors.":[175],"To":[176],"assure":[177],"ReTCAM,":[183],"this":[185],"paper,":[186],"we":[187],"aim":[188],"develop":[190],"March-like":[192,201],"test":[193,202],"algorithm":[194,203],"tailored":[195],"ReTCAM":[197],"array.":[198],"proposed":[200],"extendable":[205],"achieve":[208],"100%":[209],"coverage.":[211]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2025-10-10T00:00:00"}