{"id":"https://openalex.org/W4405361564","doi":"https://doi.org/10.1109/dttis62212.2024.10780141","title":"Producing a Bidirectional ATPG Compliant Verilog-HDL Memory Model of SRAM","display_name":"Producing a Bidirectional ATPG Compliant Verilog-HDL Memory Model of SRAM","publication_year":2024,"publication_date":"2024-10-14","ids":{"openalex":"https://openalex.org/W4405361564","doi":"https://doi.org/10.1109/dttis62212.2024.10780141"},"language":"en","primary_location":{"id":"doi:10.1109/dttis62212.2024.10780141","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dttis62212.2024.10780141","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-04738159/document","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5115428682","display_name":"D. Ronga","orcid":null},"institutions":[{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"D. Ronga","raw_affiliation_strings":["LIRMM-University of Montpellier/CNRS,Montpellier,France"],"affiliations":[{"raw_affiliation_string":"LIRMM-University of Montpellier/CNRS,Montpellier,France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590","https://openalex.org/I4210101743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039833866","display_name":"Xhesila Xhafa","orcid":"https://orcid.org/0000-0001-8951-7580"},"institutions":[{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"X. Xhafa","raw_affiliation_strings":["LIRMM-University of Montpellier/CNRS,Montpellier,France"],"affiliations":[{"raw_affiliation_string":"LIRMM-University of Montpellier/CNRS,Montpellier,France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590","https://openalex.org/I4210101743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010463916","display_name":"Eric Faehn","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"E. Faehn","raw_affiliation_strings":["STMicroelectronics,Crolles,France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Crolles,France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073598638","display_name":"P. Girard","orcid":null},"institutions":[{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Girard","raw_affiliation_strings":["LIRMM-University of Montpellier/CNRS,Montpellier,France"],"affiliations":[{"raw_affiliation_string":"LIRMM-University of Montpellier/CNRS,Montpellier,France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590","https://openalex.org/I4210101743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071608701","display_name":"T. Vayssade","orcid":"https://orcid.org/0000-0002-8686-5368"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"T. Vayssade","raw_affiliation_strings":["LIRMM-University of Montpellier/CNRS,Montpellier,France"],"affiliations":[{"raw_affiliation_string":"LIRMM-University of Montpellier/CNRS,Montpellier,France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590","https://openalex.org/I4210101743"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089236739","display_name":"A. Virazel","orcid":"https://orcid.org/0000-0001-7398-7107"},"institutions":[{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Virazel","raw_affiliation_strings":["LIRMM-University of Montpellier/CNRS,Montpellier,France"],"affiliations":[{"raw_affiliation_string":"LIRMM-University of Montpellier/CNRS,Montpellier,France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590","https://openalex.org/I4210101743"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5115428682"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I19894307","https://openalex.org/I4210101743"],"apc_list":null,"apc_paid":null,"fwci":0.615,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.69640375,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9914000034332275,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9884999990463257,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7043754458427429},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6631467342376709},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6589380502700806},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5716346502304077},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4739154279232025},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.45000624656677246},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41729605197906494},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2671148180961609},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.15630584955215454},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13686257600784302},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12341654300689697},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.057792872190475464}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7043754458427429},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6631467342376709},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6589380502700806},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5716346502304077},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4739154279232025},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.45000624656677246},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41729605197906494},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2671148180961609},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.15630584955215454},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13686257600784302},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12341654300689697},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.057792872190475464}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dttis62212.2024.10780141","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dttis62212.2024.10780141","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:lirmm-04738159v1","is_oa":true,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-04738159","pdf_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-04738159/document","source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DTTIS 2024 - IEEE International Conference on Design, Test & Technology of Integrated Systems, Oct 2024, Aix-en-Provence, France. pp.1-6, &#x27E8;10.1109/DTTIS62212.2024.10780141&#x27E9;","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:lirmm-04738159v1","is_oa":true,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-04738159","pdf_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-04738159/document","source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DTTIS 2024 - IEEE International Conference on Design, Test & Technology of Integrated Systems, Oct 2024, Aix-en-Provence, France. pp.1-6, &#x27E8;10.1109/DTTIS62212.2024.10780141&#x27E9;","raw_type":"Conference papers"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G8230286830","display_name":null,"funder_award_id":"ANR-22-CE24-0014","funder_id":"https://openalex.org/F4320320883","funder_display_name":"Agence Nationale de la Recherche"}],"funders":[{"id":"https://openalex.org/F4320320883","display_name":"Agence Nationale de la Recherche","ror":"https://ror.org/00rbzpz17"}],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4405361564.pdf"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W289624287","https://openalex.org/W1667843264","https://openalex.org/W1992984946","https://openalex.org/W2004823737","https://openalex.org/W2008990681","https://openalex.org/W2152422320","https://openalex.org/W2912664664","https://openalex.org/W2913524550","https://openalex.org/W3007016697","https://openalex.org/W4232656078","https://openalex.org/W4245815828","https://openalex.org/W4384026307"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W1782593534","https://openalex.org/W1761969858","https://openalex.org/W2391854357","https://openalex.org/W3114194214","https://openalex.org/W1748531671","https://openalex.org/W4206948312","https://openalex.org/W2132512458"],"abstract_inverted_index":{"Memory":[0],"components":[1],"are":[2,14,54],"increasingly":[3],"used":[4],"in":[5,76,83],"modern":[6],"systems":[7],"such":[8,64],"as":[9,18,65,156],"System-on-Chip":[10],"(SoC).":[11],"Moreover,":[12],"they":[13],"becoming":[15],"more":[16,26],"complex":[17],"the":[19,58,66,77,87,96,106,139,143],"technology":[20],"node":[21],"shrinks,":[22],"which":[23,71,90],"makes":[24],"them":[25],"prone":[27],"to":[28,45,56,85,98,109,117],"manufacturing":[29],"defects.":[30],"A":[31],"large":[32],"part":[33],"of":[34,61,79,95,105,123,142],"memory":[35,62,80],"testing":[36],"is":[37,147],"based":[38,126],"on":[39,127],"functional":[40],"tests,":[41],"using":[42],"March":[43],"algorithms":[44],"target":[46],"Functional":[47],"Fault":[48],"Models":[49],"(FFMs).":[50],"New":[51],"test":[52,69,150],"methodologies":[53],"developed":[55],"anticipate":[57],"growing":[59],"complexity":[60],"components,":[63],"Cell-Aware":[67],"(CA)":[68],"methodology":[70,116],"has":[72,108],"been":[73],"recently":[74],"introduced":[75],"field":[78],"testing.":[81],"However,":[82],"order":[84],"apply":[86],"CA":[88],"methodology,":[89],"introduces":[91],"a":[92,115,119],"structural":[93],"consideration":[94],"circuit":[97],"be":[99,110],"tested,":[100],"an":[101,124,128],"accurate":[102],"digital":[103,120,136],"model":[104,131,137],"SRAM":[107],"designed.":[111],"This":[112],"paper":[113],"proposes":[114],"produce":[118],"Verilog-HDL":[121],"netlist":[122],"SRAM,":[125],"initial":[129],"analog":[130],"(SPICE":[132],"netlist).":[133],"The":[134],"resulting":[135],"considers":[138],"bidirectional":[140],"nature":[141],"memory,":[144],"and":[145,153],"it":[146],"ATPG-compliant,":[148],"allowing":[149],"patterns":[151],"generation":[152],"fault":[154],"simulation":[155],"well.":[157]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}
