{"id":"https://openalex.org/W4389724352","doi":"https://doi.org/10.1109/dttis59576.2023.10348379","title":"Multi-objective Optimisation of RISC-V CV32A6 for ML application","display_name":"Multi-objective Optimisation of RISC-V CV32A6 for ML application","publication_year":2023,"publication_date":"2023-11-01","ids":{"openalex":"https://openalex.org/W4389724352","doi":"https://doi.org/10.1109/dttis59576.2023.10348379"},"language":"en","primary_location":{"id":"doi:10.1109/dttis59576.2023.10348379","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/dttis59576.2023.10348379","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093489131","display_name":"Bastien Hubert","orcid":null},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Bastien Hubert","raw_affiliation_strings":["ENSTA Paris,Computer Science and Systems Engineering Laboratory (U2IS),Palaiseau,France","Computer Science and Systems Engineering Laboratory (U2IS), ENSTA Paris, Palaiseau, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENSTA Paris,Computer Science and Systems Engineering Laboratory (U2IS),Palaiseau,France","institution_ids":["https://openalex.org/I201181511"]},{"raw_affiliation_string":"Computer Science and Systems Engineering Laboratory (U2IS), ENSTA Paris, Palaiseau, France","institution_ids":["https://openalex.org/I201181511"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113650812","display_name":"Omar Hammami","orcid":null},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Omar Hammami","raw_affiliation_strings":["ENSTA Paris,Computer Science and Systems Engineering Laboratory (U2IS),Palaiseau,France","Computer Science and Systems Engineering Laboratory (U2IS), ENSTA Paris, Palaiseau, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENSTA Paris,Computer Science and Systems Engineering Laboratory (U2IS),Palaiseau,France","institution_ids":["https://openalex.org/I201181511"]},{"raw_affiliation_string":"Computer Science and Systems Engineering Laboratory (U2IS), ENSTA Paris, Palaiseau, France","institution_ids":["https://openalex.org/I201181511"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I201181511"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.527308464050293},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5104154944419861},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32717394828796387},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.10457819700241089}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.527308464050293},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5104154944419861},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32717394828796387},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.10457819700241089}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dttis59576.2023.10348379","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/dttis59576.2023.10348379","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2936567838","https://openalex.org/W4226154482","https://openalex.org/W4255801707","https://openalex.org/W6811062164"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052","https://openalex.org/W4402327032","https://openalex.org/W2382290278"],"abstract_inverted_index":{"RISC-V":[0,141],"architectures":[1],"are":[2,33,82,108],"rapidly":[3],"gaining":[4],"in":[5,7,10],"popularity":[6],"embedded":[8],"systems,":[9],"which":[11],"each":[12],"mW":[13],"counts.":[14],"Since":[15],"AI-related":[16],"applications":[17],"such":[18,45],"as":[19],"image":[20],"recognition":[21],"or":[22],"neural":[23],"networks":[24],"tend":[25],"to":[26,35,43,70,84,104,110,117,130,165],"be":[27,71,93],"highly":[28],"energy":[29,50],"consuming,":[30],"low-power":[31],"techniques":[32],"required":[34],"optimise":[36],"the":[37,47,74,124,139],"autonomy":[38],"of":[39,67,123,134,138],"systems":[40],"using":[41,158],"SoCs":[42],"run":[44],"applications.However,":[46],"trade-off":[48],"between":[49],"consumption,":[51],"application":[52],"performance":[53],"and":[54,113,162],"resource":[55],"use":[56],"requires":[57],"a":[58,62,98,111,114,132,144,148],"multi-objective":[59],"optimisation":[60,68,125],"with":[61,169],"potentially":[63],"very":[64,155],"important":[65],"number":[66],"parameters":[69],"performed":[72],"on":[73,79,147],"SoC.":[75],"As":[76],"they":[77],"rely":[78],"heuristics":[80],"that":[81],"likely":[83,164],"only":[85],"return":[86],"locally":[87],"optimal":[88,135],"solutions,":[89],"empirical":[90],"methods":[91],"must":[92],"excluded.To":[94],"address":[95],"this":[96],"issue,":[97],"technology-agnostic":[99],"mathematical":[100],"model":[101],"is":[102,163],"introduced":[103],"represent":[105],"how":[106],"optimisations":[107],"applied":[109],"SoC,":[112],"workflow":[115],"designed":[116],"perform":[118,166],"an":[119],"intelligent":[120],"exhaustive":[121],"exploration":[122],"space":[126],"has":[127,153],"been":[128],"developed":[129],"highlight":[131],"subset":[133],"processor":[136],"configurations.Optimisation":[137],"ARIANE/CV32A6":[140],"processor,":[142],"running":[143],"CNN":[145],"propagation":[146],"Xilinx":[149],"Zynq":[150],"7020":[151],"FPGA,":[152],"shown":[154],"encouraging":[156],"results":[157],"low":[159],"degree":[160,171],"configurations,":[161],"even":[167],"better":[168],"higher":[170],"configurations.":[172]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}