{"id":"https://openalex.org/W4389724610","doi":"https://doi.org/10.1109/dttis59576.2023.10348250","title":"Design techniques for reference clock jitter optimization for high speed PHYs","display_name":"Design techniques for reference clock jitter optimization for high speed PHYs","publication_year":2023,"publication_date":"2023-11-01","ids":{"openalex":"https://openalex.org/W4389724610","doi":"https://doi.org/10.1109/dttis59576.2023.10348250"},"language":"en","primary_location":{"id":"doi:10.1109/dttis59576.2023.10348250","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dttis59576.2023.10348250","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052819753","display_name":"Rohini Krishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Rohini Krishnan","raw_affiliation_strings":["Intel Technology India Pvt. Ltd,Networking Group,Bangalore,India","Networking Group, Intel Technology India Pvt. Ltd, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel Technology India Pvt. Ltd,Networking Group,Bangalore,India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Networking Group, Intel Technology India Pvt. Ltd, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093489186","display_name":"Tejas P Potphode","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Tejas P Potphode","raw_affiliation_strings":["Intel Technology India Pvt. Ltd,Networking Group,Bangalore,India","Networking Group, Intel Technology India Pvt. Ltd, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel Technology India Pvt. Ltd,Networking Group,Bangalore,India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Networking Group, Intel Technology India Pvt. Ltd, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007946243","display_name":"A. Sharma","orcid":"https://orcid.org/0000-0002-0688-923X"},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ashish Sharma","raw_affiliation_strings":["Intel Technology India Pvt. Ltd,Power Solutions Group,Bangalore,India","Power Solutions Group, Intel Technology India Pvt. Ltd, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel Technology India Pvt. Ltd,Power Solutions Group,Bangalore,India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Power Solutions Group, Intel Technology India Pvt. Ltd, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100311683","display_name":"Haijin Zhang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Haijin Zhang","raw_affiliation_strings":["Intel Corporation,Power Solutions Group,Shanghai,China","Power Solutions Group, Intel Corporation, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Power Solutions Group,Shanghai,China","institution_ids":[]},{"raw_affiliation_string":"Power Solutions Group, Intel Corporation, Shanghai, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102592054","display_name":"Herry Hu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Herry Hu","raw_affiliation_strings":["Intel Corporation,Power Solutions Group,Shanghai,China","Power Solutions Group, Intel Corporation, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Power Solutions Group,Shanghai,China","institution_ids":[]},{"raw_affiliation_string":"Power Solutions Group, Intel Corporation, Shanghai, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081673969","display_name":"David R. Mulvihill","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David R Mulvihill","raw_affiliation_strings":["Intel Corporation,IP Design Group,Fort Collins,Colorado,USA","IP Design Group, Intel Corporation, Fort Collins, Colorado, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,IP Design Group,Fort Collins,Colorado,USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"IP Design Group, Intel Corporation, Fort Collins, Colorado, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5052819753"],"corresponding_institution_ids":["https://openalex.org/I4210146682"],"apc_list":null,"apc_paid":null,"fwci":0.2681,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.56002582,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8878227472305298},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6760344505310059},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4758550822734833},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1205504834651947},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10508173704147339}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8878227472305298},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6760344505310059},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4758550822734833},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1205504834651947},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10508173704147339}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dttis59576.2023.10348250","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dttis59576.2023.10348250","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7300000190734863,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1912428421","https://openalex.org/W2105798314","https://openalex.org/W2122488218","https://openalex.org/W2155004626","https://openalex.org/W2532726434"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W3213608175","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W2109491806","https://openalex.org/W3095633856"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"full":[3],"chip":[4],"and":[5,27],"power":[6],"delivery":[7],"design":[8,39],"guidelines":[9,55],"for":[10,20,42,117],"optimal":[11,57],"current":[12],"mode":[13],"logic":[14],"(CML)":[15],"based":[16],"reference":[17,68],"clock":[18,69],"distribution":[19],"high":[21,118,129],"speed":[22,119],"IPs":[23],"like":[24],"PCIE":[25],"gen5":[26],"Ethernet":[28,65],"25Gbps+/PAM-4":[29],"which":[30],"have":[31,37,84],"extremely":[32],"tight":[33],"jitter":[34,49,70],"requirements.":[35],"We":[36,78,92,109],"presented":[38],"optimization":[40],"techniques":[41,82],"die":[43],"routes":[44],"with":[45],"respect":[46],"to":[47,63,86,98],"their":[48],"performance":[50],"as":[51,53,72],"well":[52],"provided":[54],"on":[56,89,101],"CML":[58],"buffer":[59],"placements":[60],"in":[61,123],"order":[62],"hit":[64],"156.25":[66],"Mhz":[67],"specs":[71],"per":[73],"the":[74,81,90,95,102],"802.3":[75],"IEEE":[76],"standard.":[77],"also":[79],"highlight":[80],"we":[83],"employed":[85],"reduce":[87,94],"noise":[88,100],"supplies.":[91],"could":[93],"AC":[96],"peak":[97,99],"supplies":[103],"by":[104],"50%":[105],"using":[106],"our":[107,111],"methods.":[108],"believe":[110],"methods":[112],"will":[113],"be":[114],"very":[115,128],"useful":[116],"serializer":[120],"deserializer":[121],"designs":[122],"deep":[124],"submicron":[125],"technologies":[126],"at":[127],"data":[130],"rates.":[131]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}