{"id":"https://openalex.org/W3188513218","doi":"https://doi.org/10.1109/dtis53253.2021.9505110","title":"Testing a RISCV-Like Architecture With an HDL-Based Virtual Tester","display_name":"Testing a RISCV-Like Architecture With an HDL-Based Virtual Tester","publication_year":2021,"publication_date":"2021-06-28","ids":{"openalex":"https://openalex.org/W3188513218","doi":"https://doi.org/10.1109/dtis53253.2021.9505110","mag":"3188513218"},"language":"en","primary_location":{"id":"doi:10.1109/dtis53253.2021.9505110","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis53253.2021.9505110","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045068003","display_name":"Nooshin Nosrati","orcid":"https://orcid.org/0009-0007-6230-5271"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Nooshin Nosrati","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088695299","display_name":"Katayoon Basharkhah","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Katayoon Basharkhah","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082697338","display_name":"Hanieh Totonchi Asl","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hanieh Totonchi Asl","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083281113","display_name":"Zahra Mahdavi","orcid":"https://orcid.org/0000-0001-6078-7595"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Zahra Mahdavi","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007933406","display_name":"Zainalabedin Navabi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Zainalabedin Navabi","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5045068003"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.9211,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.724361,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7360942959785461},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6680252552032471},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5890987515449524},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5504615306854248},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.546100914478302},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5119248628616333},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5092679262161255},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.49491065740585327},{"id":"https://openalex.org/keywords/virtual-machine","display_name":"Virtual machine","score":0.4148898124694824},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.36013561487197876},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16798993945121765},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.1504862904548645}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7360942959785461},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6680252552032471},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5890987515449524},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5504615306854248},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.546100914478302},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5119248628616333},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5092679262161255},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.49491065740585327},{"id":"https://openalex.org/C25344961","wikidata":"https://www.wikidata.org/wiki/Q192726","display_name":"Virtual machine","level":2,"score":0.4148898124694824},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.36013561487197876},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16798993945121765},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.1504862904548645},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis53253.2021.9505110","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis53253.2021.9505110","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W575420681","https://openalex.org/W646410877","https://openalex.org/W2071316512","https://openalex.org/W2130111591","https://openalex.org/W2168885397","https://openalex.org/W2498264275","https://openalex.org/W2534569838","https://openalex.org/W2945866916","https://openalex.org/W3004552212","https://openalex.org/W3022115947","https://openalex.org/W3036701756","https://openalex.org/W3096628902","https://openalex.org/W3112773671","https://openalex.org/W4231486519","https://openalex.org/W6776910527","https://openalex.org/W6782335712"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2164493372","https://openalex.org/W2114980936","https://openalex.org/W2142405811","https://openalex.org/W1594445436","https://openalex.org/W2128920253","https://openalex.org/W2164349885","https://openalex.org/W1768820276","https://openalex.org/W2153086993"],"abstract_inverted_index":{"This":[0],"paper":[1],"is":[2,38],"on":[3],"a":[4,9,16,20,61,97],"RISCV-like":[5],"processor":[6,79,94,105],"and":[7,65,69,82,95],"developing":[8,41,50,96],"virtual":[10,36,98],"tester":[11,37,99],"for":[12,40,53,77,90],"it.":[13,54],"We":[14,55],"define":[15],"Virtual":[17],"Tester":[18],"as":[19,29,60],"testbench":[21],"in":[22],"an":[23,30],"HDL":[24],"that":[25],"performs":[26],"test":[27,32,42,51,75],"functions":[28],"automatic":[31],"equipment":[33],"does.":[34],"The":[35],"used":[39],"sets,":[43],"examining":[44],"testability":[45],"of":[46,63],"our":[47,58,93],"processor,":[48],"or":[49],"procedures":[52],"first":[56],"choose":[57,86],"CUT":[59],"version":[62],"RISCV":[64],"explain":[66],"its":[67,71],"ISA":[68],"eventually":[70],"RTL":[72],"architecture.":[73],"Various":[74],"techniques":[76],"this":[78],"are":[80],"studied,":[81],"then":[83],"we":[84],"will":[85],"the":[87,103],"IEEE":[88],"Std.1149.1":[89],"insertion":[91],"into":[92],"to":[100],"interact":[101],"with":[102],"test-ready":[104],"model.":[106]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}