{"id":"https://openalex.org/W3189313959","doi":"https://doi.org/10.1109/dtis53253.2021.9505101","title":"Preliminary Defect Analysis of 8T SRAM Cells for In-Memory Computing Architectures","display_name":"Preliminary Defect Analysis of 8T SRAM Cells for In-Memory Computing Architectures","publication_year":2021,"publication_date":"2021-06-28","ids":{"openalex":"https://openalex.org/W3189313959","doi":"https://doi.org/10.1109/dtis53253.2021.9505101","mag":"3189313959"},"language":"en","primary_location":{"id":"doi:10.1109/dtis53253.2021.9505101","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis53253.2021.9505101","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-03377433","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050830359","display_name":"L. Ammoura","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"L. Ammoura","raw_affiliation_strings":["LIRMM \u2013 University of Montpellier, CNRS, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"LIRMM \u2013 University of Montpellier, CNRS, Montpellier, France","institution_ids":["https://openalex.org/I4210101743","https://openalex.org/I19894307","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081237741","display_name":"Marie-Lise Flottes","orcid":"https://orcid.org/0000-0002-7231-3976"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. L. Flottes","raw_affiliation_strings":["LIRMM \u2013 University of Montpellier, CNRS, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"LIRMM \u2013 University of Montpellier, CNRS, Montpellier, France","institution_ids":["https://openalex.org/I4210101743","https://openalex.org/I19894307","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005116115","display_name":"Patrick Girard","orcid":"https://orcid.org/0000-0003-0722-8772"},"institutions":[{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Girard","raw_affiliation_strings":["LIRMM \u2013 University of Montpellier, CNRS, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"LIRMM \u2013 University of Montpellier, CNRS, Montpellier, France","institution_ids":["https://openalex.org/I4210101743","https://openalex.org/I19894307","https://openalex.org/I1294671590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089236739","display_name":"A. Virazel","orcid":"https://orcid.org/0000-0001-7398-7107"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Virazel","raw_affiliation_strings":["LIRMM \u2013 University of Montpellier, CNRS, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"LIRMM \u2013 University of Montpellier, CNRS, Montpellier, France","institution_ids":["https://openalex.org/I4210101743","https://openalex.org/I19894307","https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5050830359"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I19894307","https://openalex.org/I4210101743"],"apc_list":null,"apc_paid":null,"fwci":0.4048,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.60633109,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.77041095495224},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7619799971580505},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.6259843707084656},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.5909968018531799},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.5860460996627808},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.4832366406917572},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.4681335389614105},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45495691895484924},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.45429152250289917},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.42682453989982605},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.41873592138290405},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39687323570251465},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31978631019592285},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2638809084892273},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.26068365573883057},{"id":"https://openalex.org/keywords/search-engine","display_name":"Search engine","score":0.16891184449195862},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12692376971244812},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11575162410736084},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.09589466452598572},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0846635103225708},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06665852665901184}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.77041095495224},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7619799971580505},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.6259843707084656},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.5909968018531799},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.5860460996627808},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.4832366406917572},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.4681335389614105},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45495691895484924},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.45429152250289917},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.42682453989982605},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.41873592138290405},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39687323570251465},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31978631019592285},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2638809084892273},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.26068365573883057},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.16891184449195862},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12692376971244812},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11575162410736084},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.09589466452598572},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0846635103225708},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06665852665901184},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dtis53253.2021.9505101","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis53253.2021.9505101","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:lirmm-03377433v1","is_oa":true,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-03377433","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DTIS 2021 - 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, Jun 2021, Montpellier, France. ⟨10.1109/DTIS53253.2021.9505101⟩","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:lirmm-03377433v1","is_oa":true,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-03377433","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DTIS 2021 - 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, Jun 2021, Montpellier, France. ⟨10.1109/DTIS53253.2021.9505101⟩","raw_type":"Conference papers"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2023147498","https://openalex.org/W2049791893","https://openalex.org/W2591601611","https://openalex.org/W2775637085","https://openalex.org/W2796470122","https://openalex.org/W2804640713","https://openalex.org/W2898181439","https://openalex.org/W2946571646","https://openalex.org/W2981537656","https://openalex.org/W3005157299","https://openalex.org/W3038585068","https://openalex.org/W3039319489","https://openalex.org/W3104353813","https://openalex.org/W3115575231","https://openalex.org/W4245815828","https://openalex.org/W6769825395","https://openalex.org/W6780714312","https://openalex.org/W6787493575"],"related_works":["https://openalex.org/W3125586476","https://openalex.org/W2915176329","https://openalex.org/W3197241511","https://openalex.org/W4284991650","https://openalex.org/W2518875864","https://openalex.org/W4206066474","https://openalex.org/W4200417279","https://openalex.org/W3189313959","https://openalex.org/W3157529438","https://openalex.org/W4225739994"],"abstract_inverted_index":{"In-Memory-Computing":[0],"(IMC)":[1],"paradigm":[2],"has":[3,91],"been":[4,92],"proposed":[5,23],"as":[6,53,143,145],"an":[7,66],"alternative":[8],"to":[9,46,61,95,155],"overcome":[10],"the":[11,50,63,77,81,97,100,103,119,134,137],"memory":[12,33,89,108,141],"wall":[13],"faced":[14],"by":[15],"conventional":[16,54],"von":[17],"Neumann":[18],"computing":[19,111,146],"architectures.":[20],"IMC":[21,67,88],"architectures":[22],"today":[24],"are":[25,44],"built":[26],"either":[27],"from":[28],"volatile":[29],"or":[30],"non-volatile":[31],"basic":[32,87],"cells,":[34],"but":[35],"a":[36,86],"common":[37],"feature":[38],"is":[39,154],"that":[40,128],"all":[41],"of":[42,65,73,80,85,99,106,136,151],"them":[43],"prone":[45],"manufacturing":[47],"defects":[48,74,115,130],"in":[49,71,76,102,140],"same":[51],"way":[52],"memories.":[55],"In":[56],"this":[57,152],"paper,":[58],"we":[59],"propose":[60],"analyze":[62],"behavior":[64,98,135],"8T":[68,138],"SRAM":[69,139],"cell":[70,101],"presence":[72],"located":[75],"read":[78,120],"port":[79,121],"cell.":[82],"A":[83],"model":[84],"array":[90],"set":[93],"up":[94],"simulate":[96],"two":[104],"modes":[105],"operation:":[107],"mode":[109,142],"and":[110,122],"mode.":[112,147],"Resistive":[113],"short":[114],"were":[116],"injected":[117],"into":[118],"then":[123],"analyzed.":[124],"Preliminary":[125],"results":[126],"show":[127],"these":[129,161],"can":[131],"severely":[132],"impact":[133],"well":[144],"The":[148],"final":[149],"goal":[150],"study":[153],"develop":[156],"effective":[157],"test":[158],"algorithms":[159],"for":[160],"defects.":[162]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}