{"id":"https://openalex.org/W3022490167","doi":"https://doi.org/10.1109/dtis48698.2020.9081153","title":"Design of a Novel Hybrid CMOS Non-Volatile SRAM Memory in 130nm RRAM Technology","display_name":"Design of a Novel Hybrid CMOS Non-Volatile SRAM Memory in 130nm RRAM Technology","publication_year":2020,"publication_date":"2020-04-01","ids":{"openalex":"https://openalex.org/W3022490167","doi":"https://doi.org/10.1109/dtis48698.2020.9081153","mag":"3022490167"},"language":"en","primary_location":{"id":"doi:10.1109/dtis48698.2020.9081153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis48698.2020.9081153","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 15th Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-03504830","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079049009","display_name":"Hussein Bazzi","orcid":"https://orcid.org/0000-0003-3901-1746"},"institutions":[{"id":"https://openalex.org/I911468752","display_name":"Lebanese International University","ror":"https://ror.org/034agrd14","country_code":"LB","type":"education","lineage":["https://openalex.org/I911468752"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Hussein Bazzi","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Lebanese International University, Beirut, Lebanon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Lebanese International University, Beirut, Lebanon","institution_ids":["https://openalex.org/I911468752"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108828025","display_name":"Hassen Aziza","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I21491767","display_name":"Aix-Marseille Universit\u00e9","ror":"https://ror.org/035xkbk20","country_code":"FR","type":"education","lineage":["https://openalex.org/I21491767"]},{"id":"https://openalex.org/I4210112016","display_name":"Institut des Mat\u00e9riaux, de Micro\u00e9lectronique et des Nanosciences de Provence","ror":"https://ror.org/0238zyh04","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I143002897","https://openalex.org/I21491767","https://openalex.org/I3132279224","https://openalex.org/I4210098836","https://openalex.org/I4210112016"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Hassen Aziza","raw_affiliation_strings":["IM2NP-UMR CNRS 7334, Aix-Marseille University, Marseille, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IM2NP-UMR CNRS 7334, Aix-Marseille University, Marseille, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I21491767","https://openalex.org/I4210112016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018787432","display_name":"Mathieu Moreau","orcid":"https://orcid.org/0000-0002-2332-4273"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I21491767","display_name":"Aix-Marseille Universit\u00e9","ror":"https://ror.org/035xkbk20","country_code":"FR","type":"education","lineage":["https://openalex.org/I21491767"]},{"id":"https://openalex.org/I4210112016","display_name":"Institut des Mat\u00e9riaux, de Micro\u00e9lectronique et des Nanosciences de Provence","ror":"https://ror.org/0238zyh04","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I143002897","https://openalex.org/I21491767","https://openalex.org/I3132279224","https://openalex.org/I4210098836","https://openalex.org/I4210112016"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Mathieu Moreau","raw_affiliation_strings":["IM2NP-UMR CNRS 7334, Aix-Marseille University, Marseille, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IM2NP-UMR CNRS 7334, Aix-Marseille University, Marseille, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I21491767","https://openalex.org/I4210112016"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002290761","display_name":"Adnan Harb","orcid":"https://orcid.org/0000-0002-5032-4316"},"institutions":[{"id":"https://openalex.org/I4210104393","display_name":"International University of Beirut","ror":"https://ror.org/01fjkp854","country_code":"LB","type":"education","lineage":["https://openalex.org/I4210104393"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Adnan Harb","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, The International University of Beirut, Beirut, Lebanon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, The International University of Beirut, Beirut, Lebanon","institution_ids":["https://openalex.org/I4210104393"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8971880674362183},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8304909467697144},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7561641931533813},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.6114166378974915},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.6017149090766907},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.5115650296211243},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5108175277709961},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4877093732357025},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46760573983192444},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.45750048756599426},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.44624796509742737},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.43134137988090515},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.42644405364990234},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4172895848751068},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40159451961517334},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.39438682794570923},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.38039520382881165},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3786390423774719},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.32597780227661133},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28980234265327454},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.2641160190105438},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.25274717807769775},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.17551255226135254}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8971880674362183},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8304909467697144},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7561641931533813},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.6114166378974915},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.6017149090766907},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.5115650296211243},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5108175277709961},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4877093732357025},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46760573983192444},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.45750048756599426},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.44624796509742737},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.43134137988090515},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.42644405364990234},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4172895848751068},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40159451961517334},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.39438682794570923},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.38039520382881165},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3786390423774719},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.32597780227661133},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28980234265327454},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.2641160190105438},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.25274717807769775},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.17551255226135254},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dtis48698.2020.9081153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis48698.2020.9081153","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 15th Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-03504830v1","is_oa":true,"landing_page_url":"https://hal.science/hal-03504830","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design, Technology, and Test of Integrated Circuits and Systems, Apr 2020, virtual, Morocco. ⟨10.1109/DTIS48698.2020.9081153⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-03504830v1","is_oa":true,"landing_page_url":"https://hal.science/hal-03504830","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design, Technology, and Test of Integrated Circuits and Systems, Apr 2020, virtual, Morocco. ⟨10.1109/DTIS48698.2020.9081153⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W347657323","https://openalex.org/W585970796","https://openalex.org/W1941518823","https://openalex.org/W1964092902","https://openalex.org/W1982303956","https://openalex.org/W2009510324","https://openalex.org/W2021797032","https://openalex.org/W2023073815","https://openalex.org/W2025754152","https://openalex.org/W2065104667","https://openalex.org/W2069234752","https://openalex.org/W2072610908","https://openalex.org/W2084486220","https://openalex.org/W2112553085","https://openalex.org/W2120452158","https://openalex.org/W2171888576","https://openalex.org/W2310019530","https://openalex.org/W2318190867","https://openalex.org/W2338228311","https://openalex.org/W2614923138","https://openalex.org/W2745140408","https://openalex.org/W2783156342","https://openalex.org/W2791382694","https://openalex.org/W2809132327","https://openalex.org/W2892374415","https://openalex.org/W2892406242","https://openalex.org/W2903613850","https://openalex.org/W2940520525","https://openalex.org/W2943171545","https://openalex.org/W2951945009","https://openalex.org/W2991418313","https://openalex.org/W3002479523","https://openalex.org/W6611787579","https://openalex.org/W6640705912","https://openalex.org/W6762296674"],"related_works":["https://openalex.org/W1030357071","https://openalex.org/W4232117715","https://openalex.org/W1494152240","https://openalex.org/W2171888576","https://openalex.org/W1977963439","https://openalex.org/W2990977884","https://openalex.org/W4234756210","https://openalex.org/W2999811406","https://openalex.org/W2136485767","https://openalex.org/W2340699851"],"abstract_inverted_index":{"Static":[0],"Random-Access":[1],"Memories":[2],"(SRAMs)":[3],"are":[4,105],"an":[5],"integral":[6],"part":[7],"of":[8,16],"the":[9,17,33],"chip":[10],"industry,":[11],"occupying":[12],"a":[13,61,108],"noticeable":[14],"share":[15],"memory":[18,86],"market":[19],"due":[20],"to":[21,35],"their":[22,41],"high":[23,110],"performance":[24],"and":[25,77,85,99],"compatibility":[26],"with":[27,53],"CMOS":[28,112],"technology.":[29,72],"Traditional":[30],"SRAMs":[31,64],"lack":[32],"capability":[34],"retain":[36],"data":[37],"after":[38],"power-off,":[39],"restricting":[40],"availability":[42],"in":[43,107],"applications":[44],"such":[45,94],"as":[46,95],"battery-powered":[47],"mobile":[48],"devices":[49],"where":[50],"non-volatility":[51],"associated":[52],"zero-leakage":[54],"currents":[55],"is":[56,80],"needed.":[57],"This":[58],"paper":[59],"presents":[60],"novel":[62],"Non-Volatile":[63],"(NVSRAMs)":[65],"device":[66],"based":[67],"on":[68],"Resistive":[69],"RAM":[70],"(RRAM)":[71],"A":[73],"comparison":[74,90],"between":[75],"SRAM":[76],"NVSRAM":[78],"performances":[79],"proposed":[81],"at":[82],"both":[83],"cell":[84],"array":[87],"level.":[88],"The":[89,102],"covers":[91],"several":[92],"metrics":[93],"power":[96],"consumption,":[97],"area":[98],"design":[100],"complexity.":[101],"presented":[103],"circuits":[104],"implemented":[106],"130-nm":[109],"voltage":[111],"technology":[113],"from":[114],"STMicroelectronics.":[115]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}