{"id":"https://openalex.org/W3022895293","doi":"https://doi.org/10.1109/dtis48698.2020.9080961","title":"A Microprocessor Protection Architecture against Hardware Trojans in Memories","display_name":"A Microprocessor Protection Architecture against Hardware Trojans in Memories","publication_year":2020,"publication_date":"2020-04-01","ids":{"openalex":"https://openalex.org/W3022895293","doi":"https://doi.org/10.1109/dtis48698.2020.9080961","mag":"3022895293"},"language":"en","primary_location":{"id":"doi:10.1109/dtis48698.2020.9080961","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis48698.2020.9080961","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 15th Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11311/1150440","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005067066","display_name":"Alperen Bolat","orcid":"https://orcid.org/0000-0003-0170-8038"},"institutions":[{"id":"https://openalex.org/I13236232","display_name":"TOBB University of Economics and Technology","ror":"https://ror.org/03ewx7v96","country_code":"TR","type":"education","lineage":["https://openalex.org/I13236232"]}],"countries":["TR"],"is_corresponding":true,"raw_author_name":"Alperen Bolat","raw_affiliation_strings":["TOBB University of Economics and Technology, Turkey"],"affiliations":[{"raw_affiliation_string":"TOBB University of Economics and Technology, Turkey","institution_ids":["https://openalex.org/I13236232"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007108808","display_name":"Luca Cassano","orcid":"https://orcid.org/0000-0003-3824-7714"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Cassano","raw_affiliation_strings":["Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080322790","display_name":"Pedro Reviriego","orcid":"https://orcid.org/0000-0003-2540-5234"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Reviriego","raw_affiliation_strings":["Universidad Carlos III de Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Universidad Carlos III de Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052707216","display_name":"O\u011fuz Ergin","orcid":"https://orcid.org/0000-0003-2701-3787"},"institutions":[{"id":"https://openalex.org/I13236232","display_name":"TOBB University of Economics and Technology","ror":"https://ror.org/03ewx7v96","country_code":"TR","type":"education","lineage":["https://openalex.org/I13236232"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Oguz Ergin","raw_affiliation_strings":["TOBB University of Economics and Technology, Turkey"],"affiliations":[{"raw_affiliation_string":"TOBB University of Economics and Technology, Turkey","institution_ids":["https://openalex.org/I13236232"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048232172","display_name":"Marco Ottavi","orcid":"https://orcid.org/0000-0002-5064-7342"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Ottavi","raw_affiliation_strings":["University of Rome Tor Vergata, Italy"],"affiliations":[{"raw_affiliation_string":"University of Rome Tor Vergata, Italy","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5005067066"],"corresponding_institution_ids":["https://openalex.org/I13236232"],"apc_list":null,"apc_paid":null,"fwci":3.4655,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.93016841,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9846000075340271,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7239354252815247},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6778637766838074},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5865041017532349},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5073429942131042},{"id":"https://openalex.org/keywords/memory-protection","display_name":"Memory protection","score":0.48081839084625244},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4799385666847229},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.46963927149772644},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4530943036079407},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.43138769268989563},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4070880115032196},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.23150205612182617},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.1750761866569519},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.11967676877975464}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7239354252815247},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6778637766838074},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5865041017532349},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5073429942131042},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.48081839084625244},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4799385666847229},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.46963927149772644},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4530943036079407},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.43138769268989563},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4070880115032196},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.23150205612182617},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.1750761866569519},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.11967676877975464},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/dtis48698.2020.9080961","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis48698.2020.9080961","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 15th Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"},{"id":"pmh:oai:art.torvergata.it:2108/259779","is_oa":false,"landing_page_url":"http://hdl.handle.net/2108/259779","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:re.public.polimi.it:11311/1150440","is_oa":true,"landing_page_url":"http://hdl.handle.net/11311/1150440","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:re.public.polimi.it:11311/1150440","is_oa":true,"landing_page_url":"http://hdl.handle.net/11311/1150440","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.6100000143051147,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W76123274","https://openalex.org/W1605172130","https://openalex.org/W1964330980","https://openalex.org/W1972647831","https://openalex.org/W1992787530","https://openalex.org/W2005841208","https://openalex.org/W2005865633","https://openalex.org/W2029675347","https://openalex.org/W2056140283","https://openalex.org/W2056189911","https://openalex.org/W2091750459","https://openalex.org/W2099101940","https://openalex.org/W2115394282","https://openalex.org/W2123845384","https://openalex.org/W2125730340","https://openalex.org/W2131913992","https://openalex.org/W2161998562","https://openalex.org/W2207233201","https://openalex.org/W2404498131","https://openalex.org/W2581963379","https://openalex.org/W2614714000","https://openalex.org/W2781893022","https://openalex.org/W2783111680","https://openalex.org/W2785515374","https://openalex.org/W2807535087","https://openalex.org/W2945055895","https://openalex.org/W2956501515","https://openalex.org/W2963255460","https://openalex.org/W4244124617","https://openalex.org/W4247267706","https://openalex.org/W4290629758","https://openalex.org/W6603123321","https://openalex.org/W6683630750"],"related_works":["https://openalex.org/W39373273","https://openalex.org/W2098026815","https://openalex.org/W2390545901","https://openalex.org/W2351709090","https://openalex.org/W2111241003","https://openalex.org/W2735012529","https://openalex.org/W2732121450","https://openalex.org/W1604566864","https://openalex.org/W2357771869","https://openalex.org/W4384154458"],"abstract_inverted_index":{"Software":[0],"exploitable":[1],"Hardware":[2],"Trojan":[3],"Horses":[4],"(HWTs)":[5],"have":[6],"been":[7],"currently":[8],"inserted":[9],"in":[10,16,67,102,108],"commercial":[11],"CPUs":[12],"and,":[13],"very":[14],"recently,":[15],"memories.":[17],"Such":[18],"attacks":[19],"may":[20],"allow":[21],"malicious":[22],"users":[23],"to":[24,30,57,131,155,158,181],"run":[25],"their":[26],"own":[27],"software":[28,150],"or":[29],"gain":[31],"unauthorized":[32],"privileges":[33],"over":[34],"the":[35,59,62,65,76,81,87,93,109,128],"system.":[36,70,88],"Therefore,":[37],"HWTs":[38,79,165],"are":[39,100],"nowadays":[40],"considered":[41],"a":[42,53,68,118,132,138,147,173,184],"serious":[43],"threat":[44],"both":[45],"from":[46,178],"academy":[47],"and":[48,64,83,106,117,145,183,189,191],"industry.":[49],"This":[50],"paper":[51],"presents":[52],"protection":[54,110,129],"architecture":[55,72,130],"meant":[56],"shield":[58],"communication":[60],"between":[61,187],"CPU":[63],"memory":[66],"microprocessor-based":[69],"The":[71],"aims":[73],"at":[74],"detecting":[75],"activation":[77],"on":[78,92,137,142],"infesting":[80],"instruction":[82],"data":[84],"memories":[85],"of":[86,95,123,149,163],"Our":[89,152],"proposal":[90,153],"relies":[91],"use":[94],"Bloom":[96],"Filters":[97],"(BFs)":[98],"that":[99],"included":[101],"ad-hoc":[103],"designed":[104],"checkers":[105],"integrated":[107],"architecture.":[111],"BFs":[112],"guarantee":[113],"zero":[114,168],"false":[115,169],"alarms":[116],"small":[119],"(and":[120],"configurable)":[121],"percentage":[122],"undetected":[124],"alarms.":[125,170],"We":[126,171],"applied":[127],"case":[133],"study":[134],"system":[135],"based":[136],"RISC-V":[139],"microprocessor":[140],"implemented":[141],"an":[143],"FPGA":[144],"running":[146],"set":[148],"benchmarks.":[151],"demonstrated":[154],"be":[156],"able":[157],"detect":[159],"more":[160],"than":[161],"99%":[162],"possible":[164],"activations":[166],"with":[167,192],"measured":[172],"lookup":[174],"table":[175],"overhead":[176,186],"ranging":[177],"0.68%":[179,188],"up":[180],"10.52%":[182],"flip-flop":[185],"0.99%,":[190],"no":[193],"working":[194],"frequency":[195],"reduction.":[196]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}