{"id":"https://openalex.org/W2952680146","doi":"https://doi.org/10.1109/dtis.2019.8735087","title":"Neural Network for Circuit Models of Monolithic InAlN/GaN NAND and NOR Logic Gates","display_name":"Neural Network for Circuit Models of Monolithic InAlN/GaN NAND and NOR Logic Gates","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2952680146","doi":"https://doi.org/10.1109/dtis.2019.8735087","mag":"2952680146"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2019.8735087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2019.8735087","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 14th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018860926","display_name":"Ale\u0161 Chv\u00e1la","orcid":"https://orcid.org/0000-0002-4764-0756"},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Ales Chvala","raw_affiliation_strings":["Institute of Electronics and Photonics, Slovak University of Technology in Bratislava, Ilkovi\u010dova 3, Bratislava, Slovakia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics and Photonics, Slovak University of Technology in Bratislava, Ilkovi\u010dova 3, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017437796","display_name":"Luk\u00e1\u0161 Nagy","orcid":"https://orcid.org/0000-0002-9440-7025"},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Lukas Nagy","raw_affiliation_strings":["Institute of Electronics and Photonics, Slovak University of Technology in Bratislava, Ilkovi\u010dova 3, Bratislava, Slovakia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics and Photonics, Slovak University of Technology in Bratislava, Ilkovi\u010dova 3, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035790638","display_name":"Juraj Marek","orcid":"https://orcid.org/0000-0001-5612-430X"},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Juraj Marek","raw_affiliation_strings":["Institute of Electronics and Photonics, Slovak University of Technology in Bratislava, Ilkovi\u010dova 3, Bratislava, Slovakia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics and Photonics, Slovak University of Technology in Bratislava, Ilkovi\u010dova 3, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027367676","display_name":"J. Priesol","orcid":"https://orcid.org/0000-0003-1477-1976"},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Juraj Priesol","raw_affiliation_strings":["Institute of Electronics and Photonics, Slovak University of Technology in Bratislava, Ilkovi\u010dova 3, Bratislava, Slovakia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics and Photonics, Slovak University of Technology in Bratislava, Ilkovi\u010dova 3, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046037775","display_name":"D. Donoval","orcid":"https://orcid.org/0000-0002-4272-992X"},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Daniel Donoval","raw_affiliation_strings":["Institute of Electronics and Photonics, Slovak University of Technology in Bratislava, Ilkovi\u010dova 3, Bratislava, Slovakia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics and Photonics, Slovak University of Technology in Bratislava, Ilkovi\u010dova 3, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003953963","display_name":"A. \u0160atka","orcid":"https://orcid.org/0000-0001-5004-4536"},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Alexander Satka","raw_affiliation_strings":["Institute of Electronics and Photonics, Slovak University of Technology in Bratislava, Ilkovi\u010dova 3, Bratislava, Slovakia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics and Photonics, Slovak University of Technology in Bratislava, Ilkovi\u010dova 3, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1764,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.52515811,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10099","display_name":"GaN-based semiconductor devices and materials","score":1.0,"subfield":{"id":"https://openalex.org/subfields/3104","display_name":"Condensed Matter Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10099","display_name":"GaN-based semiconductor devices and materials","score":1.0,"subfield":{"id":"https://openalex.org/subfields/3104","display_name":"Condensed Matter Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10022","display_name":"Semiconductor Quantum Structures and Devices","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.7357378602027893},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.726462185382843},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6458263397216797},{"id":"https://openalex.org/keywords/nor-logic","display_name":"NOR logic","score":0.5893674492835999},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.5772438049316406},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5175220966339111},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5078256726264954},{"id":"https://openalex.org/keywords/nor-gate","display_name":"NOR gate","score":0.4791395366191864},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.45407330989837646},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.44129160046577454},{"id":"https://openalex.org/keywords/logic-model","display_name":"Logic model","score":0.42605409026145935},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.41851842403411865},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.33253347873687744},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32088035345077515},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.29446080327033997},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.28889381885528564},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1840357482433319},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18034040927886963},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17318111658096313}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7357378602027893},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.726462185382843},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6458263397216797},{"id":"https://openalex.org/C165862026","wikidata":"https://www.wikidata.org/wiki/Q670372","display_name":"NOR logic","level":5,"score":0.5893674492835999},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.5772438049316406},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5175220966339111},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5078256726264954},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.4791395366191864},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45407330989837646},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.44129160046577454},{"id":"https://openalex.org/C2775940519","wikidata":"https://www.wikidata.org/wiki/Q17067742","display_name":"Logic model","level":2,"score":0.42605409026145935},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.41851842403411865},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.33253347873687744},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32088035345077515},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.29446080327033997},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.28889381885528564},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1840357482433319},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18034040927886963},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17318111658096313},{"id":"https://openalex.org/C36289849","wikidata":"https://www.wikidata.org/wiki/Q34749","display_name":"Social science","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C144024400","wikidata":"https://www.wikidata.org/wiki/Q21201","display_name":"Sociology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis.2019.8735087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2019.8735087","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 14th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320323251","display_name":"Agent\u00fara na Podporu V\u00fdskumu a V\u00fdvoja","ror":"https://ror.org/037nx0e70"},{"id":"https://openalex.org/F4320323641","display_name":"Vedeck\u00e1 Grantov\u00e1 Agent\u00fara M\u0160VVa\u0160 SR a SAV","ror":"https://ror.org/044gwpv05"},{"id":"https://openalex.org/F4320327207","display_name":"Electronic Components and Systems for European Leadership","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1975719088","https://openalex.org/W1980605386","https://openalex.org/W1983083178","https://openalex.org/W2016431042","https://openalex.org/W2074289818","https://openalex.org/W2118173841","https://openalex.org/W2167800447","https://openalex.org/W2345259509","https://openalex.org/W2346320305","https://openalex.org/W2506876909","https://openalex.org/W2507991903","https://openalex.org/W2578434409","https://openalex.org/W2765270875","https://openalex.org/W2782973512","https://openalex.org/W2783955878","https://openalex.org/W2802419175","https://openalex.org/W2806889923","https://openalex.org/W2809889545","https://openalex.org/W2902167627","https://openalex.org/W2903526349"],"related_works":["https://openalex.org/W188762367","https://openalex.org/W1017999001","https://openalex.org/W2765195743","https://openalex.org/W2917652992","https://openalex.org/W4321519815","https://openalex.org/W2616524835","https://openalex.org/W2760870732","https://openalex.org/W24644591","https://openalex.org/W2082018612","https://openalex.org/W2592373406"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"large":[3],"signal":[4],"circuit":[5,77],"models":[6,17,41,54,64,93],"of":[7,38,48,74,90,99],"InAlN/GaN":[8],"monolithic":[9],"integrated":[10],"NAND":[11,49],"and":[12,28,46,50,72,85,94],"NOR":[13,51],"logic":[14,52,100],"gates.":[15,101],"The":[16,44,70],"are":[18,58,79],"calibrated":[19],"automatically":[20],"by":[21,56],"artificial":[22],"neural":[23],"network":[24],"(NN).":[25],"Appropriate":[26],"setting":[27],"properties":[29],"for":[30,76,96],"NN":[31,57,75],"training":[32],"is":[33,42],"described.":[34],"Very":[35],"high":[36],"accuracy":[37,47],"the":[39,67,88,91],"proposed":[40,92],"observed.":[43],"features":[45],"gate":[53],"prepared":[55],"compared":[59],"with":[60],"standard":[61],"empirical":[62],"compact":[63],"based":[65],"on":[66],"transistor":[68],"level.":[69],"advantages":[71],"limitations":[73],"modeling":[78],"discussed.":[80],"Good":[81],"agreement":[82],"between":[83],"measurements":[84],"simulations":[86],"confirms":[87],"validity":[89],"methodology":[95],"model":[97],"generation":[98]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}