{"id":"https://openalex.org/W2952722638","doi":"https://doi.org/10.1109/dtis.2019.8735075","title":"A Hybrid In-Field Self-Test Technique for SoCs","display_name":"A Hybrid In-Field Self-Test Technique for SoCs","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2952722638","doi":"https://doi.org/10.1109/dtis.2019.8735075","mag":"2952722638"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2019.8735075","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2019.8735075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 14th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039554694","display_name":"Sara Carbonara","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"S. Carbonara","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049430681","display_name":"Paolo Bernardi","orcid":"https://orcid.org/0000-0002-0985-9327"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Bernardi","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021663491","display_name":"Marco Restifo","orcid":"https://orcid.org/0000-0003-1729-7237"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Restifo","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5039554694"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.4815,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59744326,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"24","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.7449224591255188},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6980464458465576},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6646697521209717},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6488121747970581},{"id":"https://openalex.org/keywords/automotive-industry","display_name":"Automotive industry","score":0.5403262972831726},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.5209856629371643},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4670960307121277},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4661703407764435},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4619261622428894},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4561260938644409},{"id":"https://openalex.org/keywords/functional-safety","display_name":"Functional safety","score":0.45485711097717285},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.38116219639778137},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3584723472595215},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22048059105873108},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1445295512676239}],"concepts":[{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.7449224591255188},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6980464458465576},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6646697521209717},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6488121747970581},{"id":"https://openalex.org/C526921623","wikidata":"https://www.wikidata.org/wiki/Q190117","display_name":"Automotive industry","level":2,"score":0.5403262972831726},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.5209856629371643},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4670960307121277},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4661703407764435},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4619261622428894},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4561260938644409},{"id":"https://openalex.org/C148493468","wikidata":"https://www.wikidata.org/wiki/Q2646951","display_name":"Functional safety","level":2,"score":0.45485711097717285},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.38116219639778137},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3584723472595215},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22048059105873108},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1445295512676239},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis.2019.8735075","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2019.8735075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 14th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6399999856948853,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1905213452","https://openalex.org/W1968989269","https://openalex.org/W2010119725","https://openalex.org/W2106864957","https://openalex.org/W2114797481","https://openalex.org/W2151905619","https://openalex.org/W2544293398","https://openalex.org/W2787398773","https://openalex.org/W4248719367"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2150046587","https://openalex.org/W2142405811","https://openalex.org/W2114980936","https://openalex.org/W2164493372","https://openalex.org/W1594445436","https://openalex.org/W4245595174","https://openalex.org/W2115513740","https://openalex.org/W2539511314"],"abstract_inverted_index":{"In-field":[0],"Self-Test":[1,52,59],"of":[2,83,107,117,129],"safety-critical":[3,37],"devices":[4],"becomes":[5],"very":[6,74],"important":[7],"due":[8],"to":[9,72,93,101],"the":[10,15,70,80,115,118,122,130],"stringent":[11],"requirements":[12],"introduced":[13],"by":[14,79],"current":[16],"standards":[17,26],"such":[18,39,103],"as":[19,40],"IEC":[20],"61805":[21],"and":[22,54,76,85,95,120],"ISO":[23],"26262.":[24],"These":[25],"aim":[27],"at":[28],"guaranteeing":[29],"that":[30],"electronic":[31],"systems":[32],"are":[33,113],"working":[34],"correctly":[35],"in":[36],"application":[38],"automotive":[41],"field.":[42],"Several":[43],"solutions":[44],"have":[45],"been":[46],"provided,":[47],"encompassing":[48],"Software":[49],"with":[50,57],"Software-Based":[51],"(SBST)":[53],"Hardware":[55],"approaches":[56],"Build-In":[58],"(BIST).":[60],"In":[61],"this":[62],"paper,":[63],"we":[64],"proposed":[65],"a":[66,97,104],"novel":[67],"scheme":[68],"enabling":[69],"chip":[71],"be":[73],"fast":[75],"accurately":[77],"tested":[78],"concurrent":[81,105],"execution":[82],"SBST":[84],"Logic":[86],"BIST":[87],"procedures.":[88],"The":[89],"paper":[90],"describes":[91],"how":[92],"design":[94],"use":[96],"Design-for-Testability":[98],"(DfT)":[99],"infrastructure":[100],"enable":[102],"executions":[106],"different":[108],"test":[109],"strategies.":[110],"Experimental":[111],"results":[112],"demonstrating":[114],"feasibility":[116],"approach":[119],"underline":[121],"obtained":[123],"benefit":[124],"on":[125],"significant":[126],"computational":[127],"modules":[128],"Open-RISC":[131],"1200":[132],"architecture.":[133]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}