{"id":"https://openalex.org/W2949558720","doi":"https://doi.org/10.1109/dtis.2019.8735029","title":"Efficient Reed-Muller Implementation for Fuzzy Extractor Schemes","display_name":"Efficient Reed-Muller Implementation for Fuzzy Extractor Schemes","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2949558720","doi":"https://doi.org/10.1109/dtis.2019.8735029","mag":"2949558720"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2019.8735029","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2019.8735029","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 14th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040622270","display_name":"Mario Barbareschi","orcid":"https://orcid.org/0000-0002-1417-6328"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mario Barbareschi","raw_affiliation_strings":["Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Naples, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Naples, Italy","institution_ids":["https://openalex.org/I71267560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089194416","display_name":"Salvatore Barone","orcid":"https://orcid.org/0000-0003-2007-3744"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Barone","raw_affiliation_strings":["Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Naples, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Naples, Italy","institution_ids":["https://openalex.org/I71267560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088599156","display_name":"Antonino Mazzeo","orcid":"https://orcid.org/0000-0002-4404-7738"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonino Mazzeo","raw_affiliation_strings":["Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Naples, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Naples, Italy","institution_ids":["https://openalex.org/I71267560"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045567395","display_name":"Nicola Mazzocca","orcid":"https://orcid.org/0000-0002-0401-9687"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Nicola Mazzocca","raw_affiliation_strings":["Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Naples, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Naples, Italy","institution_ids":["https://openalex.org/I71267560"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I71267560"],"apc_list":null,"apc_paid":null,"fwci":0.4314,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.48893411,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9848999977111816,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.743243396282196},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.694517970085144},{"id":"https://openalex.org/keywords/extractor","display_name":"Extractor","score":0.6505236625671387},{"id":"https://openalex.org/keywords/physical-unclonable-function","display_name":"Physical unclonable function","score":0.646149754524231},{"id":"https://openalex.org/keywords/fuzzy-logic","display_name":"Fuzzy logic","score":0.5681071877479553},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.47726935148239136},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4632367491722107},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4590846598148346},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4362959861755371},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38785606622695923},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33706820011138916},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.24236756563186646},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1494363248348236},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14389830827713013},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09208118915557861}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.743243396282196},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.694517970085144},{"id":"https://openalex.org/C117978034","wikidata":"https://www.wikidata.org/wiki/Q5422192","display_name":"Extractor","level":2,"score":0.6505236625671387},{"id":"https://openalex.org/C8643368","wikidata":"https://www.wikidata.org/wiki/Q4046262","display_name":"Physical unclonable function","level":3,"score":0.646149754524231},{"id":"https://openalex.org/C58166","wikidata":"https://www.wikidata.org/wiki/Q224821","display_name":"Fuzzy logic","level":2,"score":0.5681071877479553},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.47726935148239136},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4632367491722107},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4590846598148346},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4362959861755371},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38785606622695923},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33706820011138916},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.24236756563186646},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1494363248348236},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14389830827713013},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09208118915557861},{"id":"https://openalex.org/C21880701","wikidata":"https://www.wikidata.org/wiki/Q2144042","display_name":"Process engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis.2019.8735029","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2019.8735029","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 14th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1909404436","https://openalex.org/W2004229705","https://openalex.org/W2016333076","https://openalex.org/W2088630761","https://openalex.org/W2121417875","https://openalex.org/W2145026135","https://openalex.org/W2169212403","https://openalex.org/W2295201900","https://openalex.org/W2570008916","https://openalex.org/W2589095445","https://openalex.org/W3145722221","https://openalex.org/W6681749759"],"related_works":["https://openalex.org/W4386278306","https://openalex.org/W2594513438","https://openalex.org/W2010558539","https://openalex.org/W2580259249","https://openalex.org/W3096667951","https://openalex.org/W3038784943","https://openalex.org/W3148339641","https://openalex.org/W2184096640","https://openalex.org/W3018478474","https://openalex.org/W2598729596"],"abstract_inverted_index":{"Nowadays,":[0],"physical":[1],"tampering":[2],"and":[3,14,21,71,140],"counterfeiting":[4],"of":[5,50,57,81,125,143],"electronic":[6],"devices":[7],"are":[8],"still":[9],"an":[10],"important":[11],"security":[12],"problem":[13],"have":[15,31],"a":[16,36,61,85,105,115],"great":[17],"impact":[18],"on":[19,148],"large-scale":[20],"distributed":[22],"applications,":[23],"such":[24],"as":[25],"Internet-of-Things.":[26],"Physical":[27],"Unclonable":[28],"Functions":[29],"(PUFs)":[30],"the":[32],"potential":[33],"to":[34,39,68,90,111,130],"be":[35,69,112,120],"fundamental":[37],"means":[38],"guarantee":[40],"intrinsic":[41],"hardware":[42],"security,":[43],"since":[44,64],"they":[45],"promise":[46],"immunity":[47],"against":[48],"most":[49,80],"known":[51],"attack":[52],"models.":[53],"However,":[54],"inner":[55],"nature":[56],"PUF":[58,82],"circuits":[59],"hinders":[60],"wider":[62],"adoption":[63],"responses":[65,92,133],"turn":[66],"out":[67],"noisy":[70],"not":[72],"stable":[73],"during":[74],"time.":[75],"To":[76],"overcome":[77],"this":[78,101],"issue,":[79],"implementations":[83],"require":[84],"fuzzy":[86,116],"extraction":[87],"scheme,":[88],"able":[89],"recover":[91],"stability":[93],"by":[94],"exploiting":[95],"error":[96],"correction":[97],"codes":[98],"(ECCs).":[99],"In":[100],"paper,":[102],"we":[103],"propose":[104],"Reed-Muller":[106],"(RM)":[107],"ECC":[108],"design,":[109],"meant":[110],"embedded":[113],"into":[114],"extractor,":[117],"that":[118],"can":[119],"efficiently":[121],"configured":[122],"in":[123,128],"terms":[124],"area/delay":[126,144],"constraints":[127],"order":[129],"get":[131],"reliable":[132],"from":[134],"PUFs.":[135],"We":[136],"provide":[137],"implementation":[138],"details":[139],"experimental":[141],"evidences":[142],"efficiency":[145],"through":[146],"syntheses":[147],"medium-range":[149],"FPGA":[150],"device.":[151]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2021,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}