{"id":"https://openalex.org/W2807181403","doi":"https://doi.org/10.1109/dtis.2018.8368585","title":"Optimum polymorphic circuits synthesis method","display_name":"Optimum polymorphic circuits synthesis method","publication_year":2018,"publication_date":"2018-04-01","ids":{"openalex":"https://openalex.org/W2807181403","doi":"https://doi.org/10.1109/dtis.2018.8368585","mag":"2807181403"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2018.8368585","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2018.8368585","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023119816","display_name":"Petr Fi\u0161er","orcid":"https://orcid.org/0000-0001-5306-6343"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Petr Fiser","raw_affiliation_strings":["Faculty of Information Technology, Czech Technical University in Prague, Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Czech Technical University in Prague, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048761067","display_name":"V\u00e1clav \u0160imek","orcid":"https://orcid.org/0000-0002-9837-4128"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Vaclav Simek","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5023119816"],"corresponding_institution_ids":["https://openalex.org/I44504214"],"apc_list":null,"apc_paid":null,"fwci":0.9773,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.81614151,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"17","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6975097060203552},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6706405282020569},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5819199085235596},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5781151056289673},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4959603250026703},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.49385958909988403},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.42951419949531555},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.409190833568573},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3861619532108307},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3831270635128021},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3701969385147095},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.155668705701828},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1486760675907135},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08669930696487427}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6975097060203552},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6706405282020569},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5819199085235596},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5781151056289673},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4959603250026703},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.49385958909988403},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.42951419949531555},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.409190833568573},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3861619532108307},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3831270635128021},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3701969385147095},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.155668705701828},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1486760675907135},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08669930696487427}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis.2018.8368585","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2018.8368585","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W744790032","https://openalex.org/W782835381","https://openalex.org/W789128955","https://openalex.org/W1494481937","https://openalex.org/W1518705996","https://openalex.org/W1526394790","https://openalex.org/W1896033403","https://openalex.org/W1918485682","https://openalex.org/W1981463101","https://openalex.org/W1994143452","https://openalex.org/W2011039300","https://openalex.org/W2046132190","https://openalex.org/W2074078071","https://openalex.org/W2085126740","https://openalex.org/W2100465945","https://openalex.org/W2113301390","https://openalex.org/W2116758077","https://openalex.org/W2123710050","https://openalex.org/W2124618076","https://openalex.org/W2153484041","https://openalex.org/W2396039604","https://openalex.org/W2476096155","https://openalex.org/W2483997392","https://openalex.org/W2520093650","https://openalex.org/W2586119642","https://openalex.org/W2587513648","https://openalex.org/W2617185248","https://openalex.org/W2757078730","https://openalex.org/W6621997574","https://openalex.org/W6622688483","https://openalex.org/W6622716322","https://openalex.org/W6630973549","https://openalex.org/W6631557532","https://openalex.org/W6677267626","https://openalex.org/W6711722590","https://openalex.org/W6991201851"],"related_works":["https://openalex.org/W1966764473","https://openalex.org/W2098419840","https://openalex.org/W2614722573","https://openalex.org/W2121963733","https://openalex.org/W2789349722","https://openalex.org/W1977171228","https://openalex.org/W2102927888","https://openalex.org/W4249951793","https://openalex.org/W2056896932","https://openalex.org/W2170504327"],"abstract_inverted_index":{"Polymorphic":[0],"circuits":[1,41,60,99],"represent":[2],"a":[3,45,87,114],"newly":[4],"emerging":[5],"computation":[6],"paradigm,":[7,37],"where":[8],"one":[9],"hardware":[10],"structure":[11],"is":[12,100,111],"capable":[13],"to":[14,32,48,54,73,92],"perform":[15],"two":[16],"or":[17],"more":[18],"different":[19],"intended":[20],"functions,":[21],"depending":[22],"on":[23,77,113],"instantaneous":[24],"conditions":[25],"in":[26,102,124],"the":[27,33,56,90,94,108,125],"target":[28],"operating":[29],"environment.":[30],"Due":[31],"peculiarity":[34],"of":[35,39,58,82,96,107,117],"this":[36,103],"design":[38,57],"these":[40],"also":[42],"calls":[43],"for":[44],"novel":[46],"approach":[47],"logic":[49,84],"synthesis":[50,85],"procedures.":[51],"Several":[52],"attempts":[53],"enhance":[55],"such":[59],"have":[61],"already":[62],"been":[63],"made,":[64],"producing":[65],"highly":[66],"suboptimal":[67],"solutions.":[68],"As":[69],"an":[70],"ingenious":[71],"attempt":[72],"set":[74],"lower":[75],"bounds":[76],"complexity":[78],"and":[79,122],"support":[80],"designers":[81],"sophisticated":[83],"algorithms,":[86],"method":[88,110],"with":[89],"prospect":[91],"facilitate":[93],"generation":[95],"optimum-size":[97],"polymorphic":[98],"presented":[101],"paper.":[104],"The":[105],"core":[106],"proposed":[109],"based":[112],"purposeful":[115],"exploitation":[116],"formal":[118],"techniques,":[119],"comprising":[120],"SAT":[121],"PBO":[123],"first":[126],"place.":[127]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}