{"id":"https://openalex.org/W2806501932","doi":"https://doi.org/10.1109/dtis.2018.8368584","title":"A 1Kx32 bit WDSRAM page with rapid write access","display_name":"A 1Kx32 bit WDSRAM page with rapid write access","publication_year":2018,"publication_date":"2018-04-01","ids":{"openalex":"https://openalex.org/W2806501932","doi":"https://doi.org/10.1109/dtis.2018.8368584","mag":"2806501932"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2018.8368584","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2018.8368584","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015547174","display_name":"\u0398\u03b5\u03cc\u03b4\u03c9\u03c1\u03bf\u03c2 \u03a3\u03b9\u03bc\u03cc\u03c0\u03bf\u03c5\u03bb\u03bf\u03c2","orcid":"https://orcid.org/0000-0002-2219-426X"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Theodoros Simopoulos","raw_affiliation_strings":["Dept. of Computer Engineering & Informatics, University of Patras, Rio, Patra, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engineering & Informatics, University of Patras, Rio, Patra, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108640776","display_name":"Themistoklis Haniotakis","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Themistoklis Haniotakis","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Southern Illinois University, Illinois, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Southern Illinois University, Illinois, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053637778","display_name":"George Alexiou","orcid":"https://orcid.org/0000-0003-2244-4916"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Ph. Alexiou","raw_affiliation_strings":["Dept. of Computer Engineering & Informatics, University of Patras, Rio, Patra, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engineering & Informatics, University of Patras, Rio, Patra, Greece","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5015547174"],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06556685,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"9","issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.799054741859436},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7898411154747009},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.6173745393753052},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5643843412399292},{"id":"https://openalex.org/keywords/page","display_name":"Page","score":0.5582599639892578},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5547573566436768},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.5426069498062134},{"id":"https://openalex.org/keywords/presentation","display_name":"Presentation (obstetrics)","score":0.5201776027679443},{"id":"https://openalex.org/keywords/page-fault","display_name":"Page fault","score":0.4860261082649231},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44388383626937866},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.4328283369541168},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4159574806690216},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.388899028301239},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.3770858347415924},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33344918489456177},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.2268502414226532},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2063497006893158},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.19130203127861023},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1695011556148529}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.799054741859436},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7898411154747009},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.6173745393753052},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5643843412399292},{"id":"https://openalex.org/C33925742","wikidata":"https://www.wikidata.org/wiki/Q361698","display_name":"Page","level":2,"score":0.5582599639892578},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5547573566436768},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.5426069498062134},{"id":"https://openalex.org/C2777601897","wikidata":"https://www.wikidata.org/wiki/Q3409113","display_name":"Presentation (obstetrics)","level":2,"score":0.5201776027679443},{"id":"https://openalex.org/C193343404","wikidata":"https://www.wikidata.org/wiki/Q1928607","display_name":"Page fault","level":5,"score":0.4860261082649231},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44388383626937866},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.4328283369541168},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4159574806690216},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.388899028301239},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.3770858347415924},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33344918489456177},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.2268502414226532},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2063497006893158},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.19130203127861023},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1695011556148529},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C126838900","wikidata":"https://www.wikidata.org/wiki/Q77604","display_name":"Radiology","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis.2018.8368584","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2018.8368584","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1993475156","https://openalex.org/W2417939130","https://openalex.org/W2435994914","https://openalex.org/W2896376862"],"related_works":["https://openalex.org/W3196094483","https://openalex.org/W2071490148","https://openalex.org/W2135893762","https://openalex.org/W3149406234","https://openalex.org/W2014339615","https://openalex.org/W71081774","https://openalex.org/W4388894003","https://openalex.org/W2116578804","https://openalex.org/W1569272948","https://openalex.org/W2355566153"],"abstract_inverted_index":{"In":[0],"this":[1],"work":[2],"we":[3],"present":[4],"the":[5,16,27,30,35,46,49,55,60,63],"hierarchical":[6],"implementation":[7],"of":[8,26,29,48,59],"a":[9],"1Kx32":[10],"bit":[11],"SRAM":[12,21],"page":[13,65],"which":[14,53],"supports":[15],"WDSRAM":[17,61],"-":[18,22],"Write":[19],"Driver":[20],"enhancements.":[23],"The":[24,42],"creation":[25],"double-rows":[28],"page's":[31],"architectural":[32],"scheme":[33],"and":[34],"I/O":[36],"tunnel":[37],"between":[38],"them":[39],"is":[40],"explained.":[41],"paper":[43],"concludes":[44],"with":[45],"presentation":[47],"post-layout":[50],"simulation":[51],"results":[52],"confirm":[54],"fast":[56],"write":[57],"operation":[58],"on":[62],"memory":[64],"level.":[66]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}