{"id":"https://openalex.org/W2806977151","doi":"https://doi.org/10.1109/dtis.2018.8368581","title":"Programmable logic for single-output functions","display_name":"Programmable logic for single-output functions","publication_year":2018,"publication_date":"2018-04-01","ids":{"openalex":"https://openalex.org/W2806977151","doi":"https://doi.org/10.1109/dtis.2018.8368581","mag":"2806977151"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2018.8368581","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2018.8368581","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010226743","display_name":"Ioannis Voyiatzis","orcid":"https://orcid.org/0000-0002-3173-8054"},"institutions":[{"id":"https://openalex.org/I40479246","display_name":"Technological Educational Institute of Athens","ror":"https://ror.org/044m46d61","country_code":"GR","type":"education","lineage":["https://openalex.org/I40479246"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"I. Voyiatzis","raw_affiliation_strings":["Department of Informatics, TEI of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, TEI of Athens, Greece","institution_ids":["https://openalex.org/I40479246"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110093376","display_name":"C. Efstathiou","orcid":null},"institutions":[{"id":"https://openalex.org/I40479246","display_name":"Technological Educational Institute of Athens","ror":"https://ror.org/044m46d61","country_code":"GR","type":"education","lineage":["https://openalex.org/I40479246"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"C. Efstathiou","raw_affiliation_strings":["Department of Informatics, TEI of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, TEI of Athens, Greece","institution_ids":["https://openalex.org/I40479246"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049938873","display_name":"Cleo Sgouropoulou","orcid":"https://orcid.org/0000-0001-8173-2622"},"institutions":[{"id":"https://openalex.org/I40479246","display_name":"Technological Educational Institute of Athens","ror":"https://ror.org/044m46d61","country_code":"GR","type":"education","lineage":["https://openalex.org/I40479246"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"C. Sgouropoulou","raw_affiliation_strings":["Department of Informatics, TEI of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, TEI of Athens, Greece","institution_ids":["https://openalex.org/I40479246"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5010226743"],"corresponding_institution_ids":["https://openalex.org/I40479246"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06550966,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.9075103402137756},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7495645880699158},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7398297786712646},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6654230952262878},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5999727845191956},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5881995558738708},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5600691437721252},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5336955785751343},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48021039366722107},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.4669516980648041},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.45867499709129333},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.4561835825443268},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.4292139410972595},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4008331894874573},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3985685110092163},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34188348054885864},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.26168251037597656},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1291799247264862},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10931956768035889},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07754155993461609}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.9075103402137756},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7495645880699158},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7398297786712646},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6654230952262878},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5999727845191956},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5881995558738708},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5600691437721252},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5336955785751343},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48021039366722107},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.4669516980648041},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.45867499709129333},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.4561835825443268},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.4292139410972595},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4008331894874573},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3985685110092163},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34188348054885864},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.26168251037597656},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1291799247264862},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10931956768035889},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07754155993461609},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis.2018.8368581","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2018.8368581","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1978507093","https://openalex.org/W2150405043","https://openalex.org/W2614173579"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3117015220","https://openalex.org/W3013792460","https://openalex.org/W2466591189","https://openalex.org/W2014165129","https://openalex.org/W3022525969","https://openalex.org/W1904803855","https://openalex.org/W2376859467","https://openalex.org/W4389045693","https://openalex.org/W2764789987"],"abstract_inverted_index":{"Single":[0],"output":[1,41],"functions":[2],"have":[3],"gained":[4],"attention":[5],"due":[6],"to":[7,49,56],"the":[8,36],"popularity":[9],"of":[10,38],"FPGAs":[11],"that":[12],"implement":[13,22,50],"complicated":[14],"circuits":[15],"based":[16],"on":[17],"Look-Up":[18],"Tables":[19],"(LUTs).":[20],"LUTs":[21,51],"single-output":[23],"modules":[24],"using":[25],"multiplexer-based":[26],"designs.":[27],"In":[28],"this":[29],"work":[30],"we":[31],"present":[32],"a":[33],"scheme":[34],"for":[35],"implementation":[37],"programmable":[39],"single":[40],"functions.":[42],"The":[43],"proposed":[44],"design":[45],"can":[46],"be":[47],"utilized":[48],"with":[52,59],"lower":[53],"overhead":[54],"compared":[55],"traditional":[57],"designs":[58],"gate-based":[60],"multiplexers.":[61]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}