{"id":"https://openalex.org/W2806746576","doi":"https://doi.org/10.1109/dtis.2018.8368567","title":"Reconfigurable electrostatically doped 2.5-gate planar field-effect transistors for dopant-free CMOS","display_name":"Reconfigurable electrostatically doped 2.5-gate planar field-effect transistors for dopant-free CMOS","publication_year":2018,"publication_date":"2018-04-01","ids":{"openalex":"https://openalex.org/W2806746576","doi":"https://doi.org/10.1109/dtis.2018.8368567","mag":"2806746576"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2018.8368567","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2018.8368567","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029555527","display_name":"Tillmann Krauss","orcid":"https://orcid.org/0000-0002-3907-4942"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Tillmann Krauss","raw_affiliation_strings":["Institute for Semiconductor Technology and Nanoelectronics, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Semiconductor Technology and Nanoelectronics, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086570956","display_name":"Frank Wessely","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Wessely","raw_affiliation_strings":["Institute for Semiconductor Technology and Nanoelectronics, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Semiconductor Technology and Nanoelectronics, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086461489","display_name":"Udo Schwalke","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Udo Schwalke","raw_affiliation_strings":["Institute for Semiconductor Technology and Nanoelectronics, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Semiconductor Technology and Nanoelectronics, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5029555527"],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":0.515,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.66825294,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11272","display_name":"Nanowire Synthesis and Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dopant","display_name":"Dopant","score":0.798758864402771},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7816003561019897},{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.7222215533256531},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.6615471839904785},{"id":"https://openalex.org/keywords/doping","display_name":"Doping","score":0.6563565135002136},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.6488558053970337},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5410919785499573},{"id":"https://openalex.org/keywords/field-effect-transistor","display_name":"Field-effect transistor","score":0.5367755889892578},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4838315546512604},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3794358968734741},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36417537927627563},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.2449941635131836},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16468405723571777},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.057049721479415894}],"concepts":[{"id":"https://openalex.org/C191952053","wikidata":"https://www.wikidata.org/wiki/Q15119237","display_name":"Dopant","level":3,"score":0.798758864402771},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7816003561019897},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.7222215533256531},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.6615471839904785},{"id":"https://openalex.org/C57863236","wikidata":"https://www.wikidata.org/wiki/Q1130571","display_name":"Doping","level":2,"score":0.6563565135002136},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.6488558053970337},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5410919785499573},{"id":"https://openalex.org/C145598152","wikidata":"https://www.wikidata.org/wiki/Q176097","display_name":"Field-effect transistor","level":4,"score":0.5367755889892578},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4838315546512604},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3794358968734741},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36417537927627563},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.2449941635131836},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16468405723571777},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.057049721479415894},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis.2018.8368567","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2018.8368567","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6600000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1959796964","https://openalex.org/W1964403241","https://openalex.org/W1970841857","https://openalex.org/W1977426672","https://openalex.org/W1982666794","https://openalex.org/W1991485703","https://openalex.org/W2013968170","https://openalex.org/W2024922058","https://openalex.org/W2044930572","https://openalex.org/W2135650105","https://openalex.org/W2140066050","https://openalex.org/W2319358185","https://openalex.org/W2322754293","https://openalex.org/W2519070888","https://openalex.org/W2587608034","https://openalex.org/W2614455394","https://openalex.org/W2658481959","https://openalex.org/W2741166753","https://openalex.org/W2768135299","https://openalex.org/W2963849560"],"related_works":["https://openalex.org/W2153961634","https://openalex.org/W2128361738","https://openalex.org/W2108396330","https://openalex.org/W1570166337","https://openalex.org/W2061181929","https://openalex.org/W2584544613","https://openalex.org/W2161536948","https://openalex.org/W2303515603","https://openalex.org/W1817913304","https://openalex.org/W1945306823"],"abstract_inverted_index":{"In":[0],"this":[1,35],"paper,":[2],"we":[3],"demonstrate":[4],"by":[5,58],"extending":[6],"TCAD":[7],"simulations":[8],"based":[9],"on":[10,43],"experimental":[11],"data":[12],"of":[13,25,73],"fabricated":[14],"electrostatically":[15],"doped,":[16],"reconfigurable":[17],"planar":[18],"double-gate":[19],"field-effect":[20],"transistors,":[21],"the":[22,66,71],"improved":[23],"characteristics":[24],"a":[26,44,60],"triple":[27],"gate":[28],"device":[29],"design.":[30],"The":[31,47],"technological":[32],"cornerstones":[33],"for":[34],"general-purpose":[36],"FET":[37],"comprise":[38],"mid-gap":[39],"Schottky":[40],"S/D":[41],"junctions":[42],"silicon-on-insulator":[45],"substrate.":[46],"transistor":[48],"type,":[49],"i.e.":[50],"n-type":[51],"or":[52],"p-type,":[53],"is":[54],"interchangeable":[55],"during":[56],"operation":[57],"applying":[59],"control-gate":[61],"voltage":[62],"which":[63],"significantly":[64],"increases":[65],"flexibility":[67],"and":[68],"versatility":[69],"in":[70],"design":[72],"integrated":[74],"circuits.":[75]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}