{"id":"https://openalex.org/W2807063448","doi":"https://doi.org/10.1109/dtis.2018.8368562","title":"Two dimensional FFT architecture based on radix-4<sup>3</sup> algorithm with efficient output reordering","display_name":"Two dimensional FFT architecture based on radix-4<sup>3</sup> algorithm with efficient output reordering","publication_year":2018,"publication_date":"2018-04-01","ids":{"openalex":"https://openalex.org/W2807063448","doi":"https://doi.org/10.1109/dtis.2018.8368562","mag":"2807063448"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2018.8368562","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2018.8368562","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 13th International Conference on Design &amp; Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075824154","display_name":"S Kala","orcid":null},"institutions":[{"id":"https://openalex.org/I20497027","display_name":"Cochin University of Science and Technology","ror":"https://ror.org/00a4kqq17","country_code":"IN","type":"education","lineage":["https://openalex.org/I20497027"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"S Kala","raw_affiliation_strings":["Cochin University of Science and Technology, Kochi, Kerala, IN"],"affiliations":[{"raw_affiliation_string":"Cochin University of Science and Technology, Kochi, Kerala, IN","institution_ids":["https://openalex.org/I20497027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022529362","display_name":"S. Nalesh","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S Nalesh","raw_affiliation_strings":["CAD Lab, Indian Institute of Science, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"CAD Lab, Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103399400","display_name":"Babita R. Jose","orcid":null},"institutions":[{"id":"https://openalex.org/I20497027","display_name":"Cochin University of Science and Technology","ror":"https://ror.org/00a4kqq17","country_code":"IN","type":"education","lineage":["https://openalex.org/I20497027"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Babita R Jose","raw_affiliation_strings":["Cochin University of Science And Technology, Kerala, India"],"affiliations":[{"raw_affiliation_string":"Cochin University of Science And Technology, Kerala, India","institution_ids":["https://openalex.org/I20497027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081683515","display_name":"Jimson Mathew","orcid":"https://orcid.org/0000-0001-8247-9040"},"institutions":[{"id":"https://openalex.org/I132153292","display_name":"Indian Institute of Technology Patna","ror":"https://ror.org/01ft5vz71","country_code":"IN","type":"education","lineage":["https://openalex.org/I132153292"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jimson Mathew","raw_affiliation_strings":["Department of Computer Science, Indian Institute of Technology, Patna, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Indian Institute of Technology, Patna, India","institution_ids":["https://openalex.org/I132153292"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048232172","display_name":"Marco Ottavi","orcid":"https://orcid.org/0000-0002-5064-7342"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Ottavi","raw_affiliation_strings":["University of Rome Tor, Vergata, Italy"],"affiliations":[{"raw_affiliation_string":"University of Rome Tor, Vergata, Italy","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5075824154"],"corresponding_institution_ids":["https://openalex.org/I20497027"],"apc_list":null,"apc_paid":null,"fwci":0.1651,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.42484917,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9851999878883362,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9793000221252441,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.7456737756729126},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5940180420875549},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5402234792709351},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4646818935871124},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3490816652774811},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21298545598983765}],"concepts":[{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.7456737756729126},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5940180420875549},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5402234792709351},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4646818935871124},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3490816652774811},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21298545598983765}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dtis.2018.8368562","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2018.8368562","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 13th International Conference on Design &amp; Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"},{"id":"pmh:oai:art.torvergata.it:2108/313228","is_oa":false,"landing_page_url":"https://hdl.handle.net/2108/313228","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8399999737739563,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2037788735","https://openalex.org/W2063843029","https://openalex.org/W2098084475","https://openalex.org/W2115481353","https://openalex.org/W2134084442","https://openalex.org/W2535428200"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2051487156","https://openalex.org/W2165367082","https://openalex.org/W2073681303","https://openalex.org/W1972641423","https://openalex.org/W4327521644","https://openalex.org/W611446063","https://openalex.org/W2978884468","https://openalex.org/W3132558499"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3,51],"present":[4],"a":[5,13,37,64],"64":[6,98,100],"\u00d7":[7,99],"64-point":[8,44],"2D":[9,65],"FFT":[10,25,101,111],"architecture":[11,35,41,68],"using":[12],"parallel":[14,40],"unrolled":[15],"radix-4":[16],"<sup":[17,21,32,58,86],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[18,22,33,59,87],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">3</sup>":[19,23,34,60],"(R4":[20],")":[24],"as":[26],"the":[27],"basic":[28],"block.":[29],"Our":[30],"R4":[31,57],"is":[36,102],"memory":[38],"optimized":[39],"which":[42],"computes":[43],"FFT,":[45],"with":[46,77,119],"least":[47],"execution":[48],"time.":[49],"Here":[50],"use":[52],"row-column":[53],"decomposition":[54],"of":[55,80,84,92,97,109,114],"two":[56],"blocks":[61],"to":[62],"compute":[63],"FFT.":[66],"Proposed":[67],"has":[69],"been":[70],"implemented":[71],"in":[72,112],"UMC":[73],"40nm":[74],"CMOS":[75],"technology":[76],"clock":[78],"frequency":[79],"500":[81],"MHz,":[82],"area":[83],"0.841mm":[85],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[88],"and":[89],"power":[90],"consumption":[91],"358":[93],"mW.":[94],"Computation":[95],"time":[96,116],"8.19\u03bcs.":[103],"ASIC":[104],"results":[105],"shows":[106],"better":[107],"performance":[108],"our":[110],"terms":[113],"computation":[115],"when":[117],"compared":[118],"state-of-art":[120],"implementation.":[121]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}