{"id":"https://openalex.org/W2807034887","doi":"https://doi.org/10.1109/dtis.2018.8368557","title":"Trading-off reliability and performance in FPGA-based reconfigurable heterogeneous systems","display_name":"Trading-off reliability and performance in FPGA-based reconfigurable heterogeneous systems","publication_year":2018,"publication_date":"2018-04-01","ids":{"openalex":"https://openalex.org/W2807034887","doi":"https://doi.org/10.1109/dtis.2018.8368557","mag":"2807034887"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2018.8368557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2018.8368557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011079176","display_name":"Alessandro Vallero","orcid":"https://orcid.org/0000-0001-5058-9608"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Alessandro Vallero","raw_affiliation_strings":["Control and Computing Departments, Politecnico di Torino"],"affiliations":[{"raw_affiliation_string":"Control and Computing Departments, Politecnico di Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020446519","display_name":"Alberto Carelli","orcid":"https://orcid.org/0000-0003-2392-5463"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alberto Carelli","raw_affiliation_strings":["Control and Computing Departments, Politecnico di Torino"],"affiliations":[{"raw_affiliation_string":"Control and Computing Departments, Politecnico di Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026593274","display_name":"Stefano Di Carlo","orcid":"https://orcid.org/0000-0002-7512-5356"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Stefano Di Carlo","raw_affiliation_strings":["Control and Computing Departments, Politecnico di Torino"],"affiliations":[{"raw_affiliation_string":"Control and Computing Departments, Politecnico di Torino","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5011079176"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":2.0197,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.86189196,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"62","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8183421492576599},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7692661285400391},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.6642285585403442},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6461000442504883},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5606454610824585},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5399999022483826},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.4799661636352539},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.47832250595092773},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4768734574317932},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.4725477397441864},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.41646867990493774},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.41460394859313965},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.2738409638404846},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.23054400086402893},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11485558748245239},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10471850633621216}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8183421492576599},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7692661285400391},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.6642285585403442},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6461000442504883},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5606454610824585},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5399999022483826},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.4799661636352539},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.47832250595092773},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4768734574317932},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.4725477397441864},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.41646867990493774},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.41460394859313965},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2738409638404846},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.23054400086402893},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11485558748245239},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10471850633621216},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis.2018.8368557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2018.8368557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7099999785423279}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1987877070","https://openalex.org/W2013858933","https://openalex.org/W2015575882","https://openalex.org/W2017492515","https://openalex.org/W2052933584","https://openalex.org/W2059265215","https://openalex.org/W2079526935","https://openalex.org/W2109005188","https://openalex.org/W2115294662","https://openalex.org/W2115485051","https://openalex.org/W2121190549","https://openalex.org/W2123139831","https://openalex.org/W2135181769","https://openalex.org/W2279541644","https://openalex.org/W3142893809","https://openalex.org/W4255763336"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1967938402","https://openalex.org/W1522032972","https://openalex.org/W2139962137","https://openalex.org/W2113308450","https://openalex.org/W2386041993"],"abstract_inverted_index":{"Recent":[0],"years":[1],"have":[2],"witnessed":[3],"the":[4,19,34,46,93,109,115,117,120,129,138,148,151,154,165],"rapid":[5],"growth":[6],"of":[7,11,22,26,50,54,88,111,122,153],"heterogeneous":[8,56,84,100,134],"systems,":[9],"composed":[10],"CPUs":[12],"and":[13,67,114,119,161],"hardware":[14,123],"accelerators,":[15,41],"to":[16,36,43,145,158,163],"face":[17],"up":[18,45],"constant":[20],"increase":[21],"computational":[23],"performance":[24,39,66,156],"demand":[25],"digital":[27],"systems.":[28],"In":[29,95,127],"this":[30,96],"scenario,":[31],"FPGAs":[32],"offer":[33],"possibility":[35],"implement":[37],"high":[38],"reconfigurable":[40,55,83,99,133],"able":[42,144],"speed":[44],"intrinsically":[47],"parallel":[48],"portions":[49],"applications.":[51],"The":[52],"study":[53],"systems":[57,85],"is":[58,125,143],"still":[59],"maturing":[60],"and,":[61],"while":[62],"some":[63],"contributions":[64],"about":[65],"power":[68],"consumption":[69],"are":[70,75],"available,":[71],"in":[72,86,92],"literature":[73],"there":[74],"few":[76],"works":[77],"addressing":[78],"reliability.":[79],"This":[80,141],"paper":[81,130],"analyzes":[82],"presence":[87],"permanent":[89,159],"faults":[90,160],"occurring":[91],"FPGA.":[94],"context,":[97],"a":[98,103,132],"architecture,":[101],"including":[102],"Run":[104],"Time":[105],"Manager":[106],"responsible":[107],"for":[108,137],"communication":[110],"software":[112],"tasks":[113],"FPGA,":[116],"scheduling":[118],"placement":[121],"tasks,":[124],"presented.":[126],"addition,":[128],"introduces":[131],"system":[135,155],"simulator":[136,142],"proposed":[139],"architecture.":[140],"evaluate":[146],"during":[147],"design":[149,166],"phase":[150],"degradation":[152],"due":[157],"allows":[162],"explore":[164],"space":[167],"dimensions":[168],"efficiently.":[169]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}