{"id":"https://openalex.org/W2806333336","doi":"https://doi.org/10.1109/dtis.2018.8368556","title":"The test cost reduction benefits of combining a hierarchical DFT methodology with EDT channel sharing \u2014 A case study","display_name":"The test cost reduction benefits of combining a hierarchical DFT methodology with EDT channel sharing \u2014 A case study","publication_year":2018,"publication_date":"2018-04-01","ids":{"openalex":"https://openalex.org/W2806333336","doi":"https://doi.org/10.1109/dtis.2018.8368556","mag":"2806333336"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2018.8368556","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2018.8368556","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076768540","display_name":"Binghua Lu","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Binghua Lu","raw_affiliation_strings":["Spreadtrum, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Spreadtrum, Shanghai, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044494185","display_name":"Selina Sha","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Selina Sha","raw_affiliation_strings":["Spreadtrum, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Spreadtrum, Shanghai, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106407016","display_name":"Jincheng Wang","orcid":"https://orcid.org/0000-0002-1217-5962"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jincheng Wang","raw_affiliation_strings":["Spreadtrum, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Spreadtrum, Shanghai, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056118981","display_name":"Zhigao Zhang","orcid":"https://orcid.org/0000-0002-2208-7894"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhigao Zhang","raw_affiliation_strings":["Spreadtrum, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Spreadtrum, Shanghai, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088412858","display_name":"Fanjin Meng","orcid":null},"institutions":[{"id":"https://openalex.org/I51629411","display_name":"Siemens (China)","ror":"https://ror.org/00v6g9845","country_code":"CN","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I51629411"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fanjin Meng","raw_affiliation_strings":["Mentor, A Siemens Business, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Mentor, A Siemens Business, Shanghai, China","institution_ids":["https://openalex.org/I51629411"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045449826","display_name":"Dragon Hsu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dragon Hsu","raw_affiliation_strings":["Mentor, A Siemens Business, Hsinchu City, Taiwan"],"affiliations":[{"raw_affiliation_string":"Mentor, A Siemens Business, Hsinchu City, Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005362412","display_name":"Rick Fisette","orcid":null},"institutions":[{"id":"https://openalex.org/I4210151799","display_name":"Siemens Healthcare (United States)","ror":"https://ror.org/054962n91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210151799"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rick Fisette","raw_affiliation_strings":["Mentor, A Siemens Business, Marlborough, MA, USA"],"affiliations":[{"raw_affiliation_string":"Mentor, A Siemens Business, Marlborough, MA, USA","institution_ids":["https://openalex.org/I4210151799"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5076768540"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2631,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.49906998,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7949185967445374},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6453436613082886},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6306251287460327},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5941668152809143},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5499141812324524},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.496202290058136},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.45779284834861755},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4570049047470093},{"id":"https://openalex.org/keywords/cost-reduction","display_name":"Cost reduction","score":0.45617127418518066},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.43310272693634033},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.43253546953201294},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.41889864206314087},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40874457359313965},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3488394320011139},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3305463194847107},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32559385895729065},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2167586386203766},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1164368987083435},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08264657855033875},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07298445701599121}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7949185967445374},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6453436613082886},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6306251287460327},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5941668152809143},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5499141812324524},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.496202290058136},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.45779284834861755},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4570049047470093},{"id":"https://openalex.org/C2778820799","wikidata":"https://www.wikidata.org/wiki/Q3454688","display_name":"Cost reduction","level":2,"score":0.45617127418518066},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.43310272693634033},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.43253546953201294},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.41889864206314087},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40874457359313965},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3488394320011139},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3305463194847107},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32559385895729065},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2167586386203766},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1164368987083435},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08264657855033875},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07298445701599121},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis.2018.8368556","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2018.8368556","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1973030117","https://openalex.org/W2011616113","https://openalex.org/W2025752700","https://openalex.org/W2103532585","https://openalex.org/W2117188119","https://openalex.org/W2129632153","https://openalex.org/W2139027747","https://openalex.org/W2345328480"],"related_works":["https://openalex.org/W2543176856","https://openalex.org/W2157212570","https://openalex.org/W3088373974","https://openalex.org/W1627397376","https://openalex.org/W2149211345","https://openalex.org/W2624668974","https://openalex.org/W2806771822","https://openalex.org/W4230966676","https://openalex.org/W2799101079","https://openalex.org/W2111803469"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"how":[3],"two":[4],"Design-For-Test":[5],"(DFT)":[6],"techniques":[7],"(hierarchical":[8],"methodology":[9],"and":[10,35],"Embedded":[11],"Deterministic":[12],"Test":[13],"(EDT)":[14],"channel":[15],"sharing)":[16],"were":[17],"combined":[18],"on":[19],"an":[20],"industrial":[21],"design":[22],"to":[23],"reduce":[24,42],"test":[25,37],"cost":[26],"factors":[27],"such":[28],"as":[29,39,41],"ATPG":[30,32],"runtime,":[31],"memory":[33],"footprint,":[34],"manufacturing":[36],"time":[38],"well":[40],"overall":[43],"DFT":[44],"schedule.":[45]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-03-18T14:38:29.013473","created_date":"2025-10-10T00:00:00"}