{"id":"https://openalex.org/W2616659753","doi":"https://doi.org/10.1109/dtis.2017.7930161","title":"NANOcom: A Mosaic Approach for nanoelectronic circuits design","display_name":"NANOcom: A Mosaic Approach for nanoelectronic circuits design","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2616659753","doi":"https://doi.org/10.1109/dtis.2017.7930161","mag":"2616659753"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2017.7930161","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2017.7930161","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072188283","display_name":"Matteo Bollo","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Matteo Bollo","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038582709","display_name":"Giulia Santoro","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giulia Santoro","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076554532","display_name":"Umberto Garlando","orcid":"https://orcid.org/0000-0002-3364-7017"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Umberto Garlando","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077512098","display_name":"Maurizio Zamboni","orcid":"https://orcid.org/0000-0001-8179-5973"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Maurizio Zamboni","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5072188283"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.237,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.5515478,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9799000024795532,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/quantum-dot-cellular-automaton","display_name":"Quantum dot cellular automaton","score":0.7246575355529785},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6599260568618774},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6564429998397827},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5164446830749512},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42756712436676025},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.426650732755661},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4241597056388855},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.42060214281082153},{"id":"https://openalex.org/keywords/cellular-automaton","display_name":"Cellular automaton","score":0.4158349335193634},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40488311648368835},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2185988426208496},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20288625359535217},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19989290833473206},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1618638038635254},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13514098525047302}],"concepts":[{"id":"https://openalex.org/C116523029","wikidata":"https://www.wikidata.org/wiki/Q7269040","display_name":"Quantum dot cellular automaton","level":3,"score":0.7246575355529785},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6599260568618774},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6564429998397827},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5164446830749512},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42756712436676025},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.426650732755661},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4241597056388855},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.42060214281082153},{"id":"https://openalex.org/C35527583","wikidata":"https://www.wikidata.org/wiki/Q189156","display_name":"Cellular automaton","level":2,"score":0.4158349335193634},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40488311648368835},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2185988426208496},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20288625359535217},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19989290833473206},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1618638038635254},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13514098525047302}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dtis.2017.7930161","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2017.7930161","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:2679326","is_oa":false,"landing_page_url":"http://porto.polito.it/2679326/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5400000214576721,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1589984270","https://openalex.org/W1967136450","https://openalex.org/W1968623098","https://openalex.org/W1969370902","https://openalex.org/W1985450948","https://openalex.org/W2016865630","https://openalex.org/W2017128133","https://openalex.org/W2017857945","https://openalex.org/W2022891092","https://openalex.org/W2071461118","https://openalex.org/W2078422172","https://openalex.org/W2079692447","https://openalex.org/W2092978386","https://openalex.org/W2107732853","https://openalex.org/W2125802779","https://openalex.org/W2133403974","https://openalex.org/W2566508946","https://openalex.org/W2568332320","https://openalex.org/W4256337793"],"related_works":["https://openalex.org/W2107154702","https://openalex.org/W2069385581","https://openalex.org/W2336957217","https://openalex.org/W2153670273","https://openalex.org/W2115658098","https://openalex.org/W2137740905","https://openalex.org/W1555025092","https://openalex.org/W2332122163","https://openalex.org/W2363829830","https://openalex.org/W2098419840"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"present":[4],"a":[5,20,49,83],"tool,":[6],"NANOcom,":[7],"specifically":[8],"developed":[9],"for":[10],"the":[11,74,78,87],"bottom-up":[12],"design":[13],"and":[14,33,44,65,77,103,116,130],"formalization":[15],"of":[16,31],"electronic":[17],"circuits":[18,32,115],"with":[19,56,69],"regular,":[21],"matrix-like,":[22],"structure.":[23,89],"NANOcom":[24,80,90],"allows":[25],"to":[26,94],"easily":[27],"describe":[28],"any":[29],"kind":[30],"technologies":[34],"where":[35],"neighboring":[36,70],"logic":[37,63],"elements":[38,43],"are":[39,46],"dynamically":[40],"coupled.":[41],"Logic":[42,123],"interconnections":[45],"placed":[47],"on":[48],"three-dimensional":[50],"grid.":[51],"Each":[52],"element":[53],"is":[54],"characterized":[55],"an":[57],"RTL":[58],"model":[59],"that":[60],"describes":[61],"its":[62],"behavior":[64],"how":[66],"it":[67],"communicates":[68],"elements.":[71],"Starting":[72],"from":[73],"grid":[75],"layout":[76],"model,":[79],"automatically":[81],"creates":[82],"VHDL":[84],"code":[85],"describing":[86],"whole":[88],"can":[91],"be":[92],"used":[93],"simulate":[95],"both":[96],"standard":[97],"CMOS":[98],"circuits,":[99],"such":[100,120],"as":[101,121],"PLAs,":[102],"new":[104],"emerging":[105],"technologies,":[106,119],"like":[107],"NASICs":[108],"(Nanoscale":[109],"Application":[110],"Specific":[111],"Integrated":[112],"Circuits),":[113],"memristor-based":[114],"field":[117],"coupled":[118],"Nanomagnet":[122],"(NML),":[124],"Quantum":[125],"dot":[126],"Cellular":[127],"Automata":[128],"(QCA)":[129],"Molecular":[131],"QCA.":[132]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}