{"id":"https://openalex.org/W2410213589","doi":"https://doi.org/10.1109/dtis.2016.7483898","title":"High-speed dynamic dual-rail ultra low voltage static CMOS logic operating at 300 mV","display_name":"High-speed dynamic dual-rail ultra low voltage static CMOS logic operating at 300 mV","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2410213589","doi":"https://doi.org/10.1109/dtis.2016.7483898","mag":"2410213589"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2016.7483898","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2016.7483898","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068390115","display_name":"Omid Mirmotahari","orcid":"https://orcid.org/0009-0003-2821-1088"},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":true,"raw_author_name":"Omid Mirmotahari","raw_affiliation_strings":["Nanoelectronics System Group, University of Oslo, Norway"],"affiliations":[{"raw_affiliation_string":"Nanoelectronics System Group, University of Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038840395","display_name":"Ali Dadashi Nanoelectronics","orcid":null},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Ali Dadashi Nanoelectronics","raw_affiliation_strings":["Nanoelectronics System Group, University of Oslo, Norway"],"affiliations":[{"raw_affiliation_string":"Nanoelectronics System Group, University of Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016326396","display_name":"Mehdi Azadmehr","orcid":"https://orcid.org/0000-0001-6016-2616"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mehdi Azadmehr","raw_affiliation_strings":["Department of Micro-, University College, Norway"],"affiliations":[{"raw_affiliation_string":"Department of Micro-, University College, Norway","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103258590","display_name":"Yngvar Berg","orcid":"https://orcid.org/0000-0003-4519-995X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yngvar Berg","raw_affiliation_strings":["Department of Micro-, University College, Norway"],"affiliations":[{"raw_affiliation_string":"Department of Micro-, University College, Norway","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5068390115"],"corresponding_institution_ids":["https://openalex.org/I184942183"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03998846,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"55","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6975793838500977},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.6943734884262085},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.68011075258255},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6733536124229431},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6330487728118896},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5805387496948242},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.5664488077163696},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5645052790641785},{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"Dynamic logic (digital electronics)","score":0.4939115643501282},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4668709933757782},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4599960744380951},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45789864659309387},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31095385551452637},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.30833542346954346},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.26173505187034607}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6975793838500977},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.6943734884262085},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.68011075258255},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6733536124229431},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6330487728118896},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5805387496948242},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.5664488077163696},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5645052790641785},{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.4939115643501282},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4668709933757782},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4599960744380951},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45789864659309387},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31095385551452637},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.30833542346954346},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.26173505187034607},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis.2016.7483898","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2016.7483898","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8399999737739563,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1491093261","https://openalex.org/W1596675129","https://openalex.org/W1633471522","https://openalex.org/W1680657443","https://openalex.org/W1974982221","https://openalex.org/W2002782685","https://openalex.org/W2111719342","https://openalex.org/W2121190917","https://openalex.org/W2136174403","https://openalex.org/W2166243422","https://openalex.org/W2170335526","https://openalex.org/W2539328615","https://openalex.org/W4212961314","https://openalex.org/W6637142179","https://openalex.org/W6650947943","https://openalex.org/W6685415816"],"related_works":["https://openalex.org/W2171566066","https://openalex.org/W2114346412","https://openalex.org/W2580743037","https://openalex.org/W2155174752","https://openalex.org/W1996543053","https://openalex.org/W1601832081","https://openalex.org/W2145585442","https://openalex.org/W4324145463","https://openalex.org/W4293690685","https://openalex.org/W4324145462"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"propose":[4],"a":[5,19,26],"differential":[6],"dynamic":[7],"dual":[8,46],"rail":[9,47],"CMOS":[10,29],"logic":[11,36,51],"style":[12,37],"for":[13],"ultra-low-voltage":[14],"and":[15],"high-speed":[16],"operation.":[17],"For":[18],"supply":[20],"voltage":[21,49],"equal":[22],"to":[23],"300mV":[24],"using":[25],"90nm":[27],"TSMC":[28],"process":[30],"the":[31,34],"speed":[32],"of":[33],"proposed":[35],"is":[38],"more":[39],"than":[40,44],"25":[41],"times":[42],"faster":[43],"traditional":[45],"clocked":[48],"switch":[50],"CVSL.":[52]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}