{"id":"https://openalex.org/W2412828922","doi":"https://doi.org/10.1109/dtis.2016.7483889","title":"Boolean logic gate exploration for memristor crossbar","display_name":"Boolean logic gate exploration for memristor crossbar","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2412828922","doi":"https://doi.org/10.1109/dtis.2016.7483889","mag":"2412828922"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2016.7483889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2016.7483889","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101446253","display_name":"Lei Xie","orcid":"https://orcid.org/0000-0002-4188-5015"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Lei Xie","raw_affiliation_strings":["Laboratory of Computer Engineering, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052786273","display_name":"Hoang Anh Du Nguyen","orcid":"https://orcid.org/0000-0002-4618-7371"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Hoang Anh Du Nguyen","raw_affiliation_strings":["Laboratory of Computer Engineering, Delft University of Technology, Delft, Zuid-Holland, NL"],"affiliations":[{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, Delft, Zuid-Holland, NL","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042250419","display_name":"Mottaqiallah Taouil","orcid":"https://orcid.org/0000-0002-9911-4846"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Mottaqiallah Taouil","raw_affiliation_strings":["Laboratory of Computer Engineering, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005739146","display_name":"Said Hamdioui","orcid":"https://orcid.org/0000-0002-8961-0387"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Said Hamdioui","raw_affiliation_strings":["Laboratory of Computer Engineering, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058128591","display_name":"Koen Bertels","orcid":"https://orcid.org/0000-0001-9310-4885"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Koen Bertels","raw_affiliation_strings":["Laboratory of Computer Engineering, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101446253"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":1.4701,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.83751932,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7790919542312622},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.7341334819793701},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6843348741531372},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.640407919883728},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6337525248527527},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5555663704872131},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5421160459518433},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5228043794631958},{"id":"https://openalex.org/keywords/nor-gate","display_name":"NOR gate","score":0.5027904510498047},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5025227069854736},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4796188771724701},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.4514247477054596},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4019278287887573},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.37280797958374023},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3169204592704773},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2128297984600067},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.20176532864570618},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20006105303764343},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19182485342025757}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7790919542312622},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7341334819793701},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6843348741531372},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.640407919883728},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6337525248527527},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5555663704872131},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5421160459518433},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5228043794631958},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.5027904510498047},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5025227069854736},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4796188771724701},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.4514247477054596},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4019278287887573},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.37280797958374023},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3169204592704773},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2128297984600067},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.20176532864570618},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20006105303764343},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19182485342025757},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis.2016.7483889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2016.7483889","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1001141960","https://openalex.org/W1970645895","https://openalex.org/W1976915281","https://openalex.org/W1979799588","https://openalex.org/W2002502391","https://openalex.org/W2004782555","https://openalex.org/W2006221630","https://openalex.org/W2008901850","https://openalex.org/W2025674646","https://openalex.org/W2036687738","https://openalex.org/W2043274724","https://openalex.org/W2064632620","https://openalex.org/W2069418413","https://openalex.org/W2077116387","https://openalex.org/W2090413838","https://openalex.org/W2095928257","https://openalex.org/W2107969613","https://openalex.org/W2130494464","https://openalex.org/W2135587520","https://openalex.org/W2156555351","https://openalex.org/W2323986115","https://openalex.org/W2345622364","https://openalex.org/W4234966326","https://openalex.org/W6672930468","https://openalex.org/W6704402733"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W2151687972","https://openalex.org/W2619968078","https://openalex.org/W2774143721","https://openalex.org/W4367312965","https://openalex.org/W1017999001","https://openalex.org/W3187330699","https://openalex.org/W2122377402","https://openalex.org/W2290310756","https://openalex.org/W2029162371"],"abstract_inverted_index":{"Emerging":[0],"technologies":[1],"are":[2,81,94,110],"under":[3],"research":[4],"as":[5],"alternatives":[6],"for":[7],"next-generation":[8],"VLSI":[9],"circuits.":[10],"One":[11],"of":[12,30,90],"the":[13,88,91,103],"promising":[14,54],"candidates":[15],"is":[16],"memristor":[17,92,104],"due":[18],"to":[19,56,70,112],"its":[20,58],"scalability,":[21],"high":[22],"integration":[23],"density,":[24],"non-volatility,":[25],"etc.":[26],"Different":[27],"design":[28,42],"styles":[29,43],"memristor-based":[31],"logic":[32,60,73,79],"circuits":[33],"have":[34],"been":[35],"proposed.":[36],"This":[37],"paper":[38],"first":[39],"overviews":[40],"these":[41],"and":[44,86],"compares":[45],"them":[46],"using":[47],"several":[48],"criteria.":[49],"Subsequently,":[50],"it":[51,64],"selects":[52],"a":[53],"candidate":[55],"explore":[57],"potential":[59],"gate":[61,74],"space.":[62],"Thereafter,":[63],"derives":[65],"control":[66],"voltage":[67],"constraints":[68],"used":[69],"ensure":[71],"correct":[72],"functionality.":[75],"The":[76,99],"newly":[77],"obtained":[78],"gates":[80,93,114],"verified":[82],"by":[83],"SPICE":[84],"simulations,":[85],"finally":[87],"performance":[89],"compared":[95],"with":[96,106],"CMOS":[97,113],"gates.":[98],"results":[100],"show":[101],"that":[102],"gates,":[105],"reasonable":[107],"technology":[108],"improvements,":[109],"comparable":[111],"or":[115],"even":[116],"outperform":[117],"them.":[118]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}