{"id":"https://openalex.org/W2415944945","doi":"https://doi.org/10.1109/dtis.2016.7483809","title":"Identification of delay defects on embedded paths using one current sensor","display_name":"Identification of delay defects on embedded paths using one current sensor","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2415944945","doi":"https://doi.org/10.1109/dtis.2016.7483809","mag":"2415944945"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2016.7483809","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2016.7483809","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069254087","display_name":"Wisam Aljubouri","orcid":null},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wisam Aljubouri","raw_affiliation_strings":["ECE Department, Southern Illinois University, Carbondale, IL, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Southern Illinois University, Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083284025","display_name":"Spyros Tragoudas","orcid":"https://orcid.org/0009-0006-2575-3588"},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Spyros Tragoudas","raw_affiliation_strings":["ECE Department, Southern Illinois University, Carbondale, IL, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Southern Illinois University, Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108640776","display_name":"Themistoklis Haniotakis","orcid":null},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Themistoklis Haniotakis","raw_affiliation_strings":["ECE Department, Southern Illinois University, Carbondale, IL, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Southern Illinois University, Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5069254087"],"corresponding_institution_ids":["https://openalex.org/I110378019"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04795938,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.748396635055542},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7143986821174622},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.623632550239563},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.605694055557251},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5637112855911255},{"id":"https://openalex.org/keywords/iddq-testing","display_name":"Iddq testing","score":0.5118400454521179},{"id":"https://openalex.org/keywords/measure","display_name":"Measure (data warehouse)","score":0.4951998293399811},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4890781044960022},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.4790428876876831},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45861127972602844},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.44666630029678345},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.43107494711875916},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4290739893913269},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4171200692653656},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.381529837846756},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3681720793247223},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34355980157852173},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.33027899265289307},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3161894381046295},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2102774977684021},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1290271282196045},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07586440443992615}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.748396635055542},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7143986821174622},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.623632550239563},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.605694055557251},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5637112855911255},{"id":"https://openalex.org/C206678392","wikidata":"https://www.wikidata.org/wiki/Q5987815","display_name":"Iddq testing","level":3,"score":0.5118400454521179},{"id":"https://openalex.org/C2780009758","wikidata":"https://www.wikidata.org/wiki/Q6804172","display_name":"Measure (data warehouse)","level":2,"score":0.4951998293399811},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4890781044960022},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.4790428876876831},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45861127972602844},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.44666630029678345},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.43107494711875916},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4290739893913269},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4171200692653656},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.381529837846756},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3681720793247223},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34355980157852173},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.33027899265289307},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3161894381046295},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2102774977684021},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1290271282196045},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07586440443992615},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis.2016.7483809","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2016.7483809","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1994143452","https://openalex.org/W2044910261","https://openalex.org/W2057004185","https://openalex.org/W2082949768","https://openalex.org/W2099769670","https://openalex.org/W2101916471","https://openalex.org/W2120957918","https://openalex.org/W2137585528","https://openalex.org/W2139879272","https://openalex.org/W2149754874","https://openalex.org/W2159373619","https://openalex.org/W2160783305","https://openalex.org/W4247268390","https://openalex.org/W4299835756"],"related_works":["https://openalex.org/W2082374775","https://openalex.org/W2538904067","https://openalex.org/W1549680942","https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W3146780659","https://openalex.org/W2157154381","https://openalex.org/W2541320067"],"abstract_inverted_index":{"This":[0,77],"paper":[1],"is":[2,10,57,120],"focused":[3],"on":[4,69,104,135],"developing":[5],"an":[6,21],"ATPG-based":[7],"method":[8,62],"that":[9,24,39,66,115,133],"orthogonal":[11],"to":[12],"existing":[13],"post-silicon":[14,80],"debug":[15,81],"methods":[16,82],"for":[17],"delay":[18,46,129],"defects.":[19],"Given":[20],"embedded":[22,131],"path":[23,56],"contains":[25],"a":[26,40],"small":[27],"number":[28],"of":[29,98,106,122,130,140,148],"gates,":[30],"the":[31,51,55,60,92,96,99,107,116,128,141,146,149],"proposed":[32,61,117],"ATPG":[33,118],"generates":[34],"two":[35],"test":[36,124],"vectors":[37,125],"so":[38],"current":[41],"sensor":[42],"can":[43],"measure":[44,127],"its":[45],"with":[47],"high":[48],"accuracy.":[49],"Unless":[50],"cumulative":[52],"defect":[53],"along":[54],"very":[58],"small,":[59],"will":[63,78],"either":[64],"determine":[65],"all":[67],"locations":[68],"it":[70],"are":[71,75,89],"fault-free":[72],"or":[73],"some":[74,105],"defective.":[76],"benefit":[79],"and,":[83],"ultimately,":[84],"failure":[85],"analysis.":[86],"No":[87],"modifications":[88],"required":[90],"in":[91],"circuit":[93],"layout":[94],"and":[95,111],"routing":[97],"power":[100],"lines.":[101],"Experimental":[102],"results":[103,144],"largest":[108],"ISCAS85,":[109],"ISCAS89":[110],"ITC99":[112],"benchmarks":[113],"show":[114],"tool":[119],"capable":[121],"generating":[123],"which":[126],"paths":[132],"cover":[134],"average":[136],"approximately":[137],"one":[138],"fourth":[139],"gates.":[142],"These":[143],"indicate":[145],"promise":[147],"method.":[150]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}