{"id":"https://openalex.org/W1597429822","doi":"https://doi.org/10.1109/dtis.2015.7127383","title":"Application-independent testing of multilevel interconnect in mesh-based FPGAs","display_name":"Application-independent testing of multilevel interconnect in mesh-based FPGAs","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1597429822","doi":"https://doi.org/10.1109/dtis.2015.7127383","mag":"1597429822"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2015.7127383","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2015.7127383","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5105023481","display_name":"Saif Ur Rehman","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Saif Ur Rehman","raw_affiliation_strings":["CNRS, TIMA Laboratory, Grenoble, France","Grenoble-Alpes University, CNRS, TIMA Laboratory, F-38031 Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CNRS, TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210087012"]},{"raw_affiliation_string":"Grenoble-Alpes University, CNRS, TIMA Laboratory, F-38031 Grenoble, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108093269","display_name":"Mounir Benabdenbi","orcid":"https://orcid.org/0000-0001-9586-3009"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Mounir Benabdenbi","raw_affiliation_strings":["CNRS, TIMA Laboratory, Grenoble, France","Grenoble-Alpes University, CNRS, TIMA Laboratory, F-38031 Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CNRS, TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210087012"]},{"raw_affiliation_string":"Grenoble-Alpes University, CNRS, TIMA Laboratory, F-38031 Grenoble, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I899635006"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053835664","display_name":"Lorena Anghel","orcid":"https://orcid.org/0000-0001-9569-0072"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lorena Anghel","raw_affiliation_strings":["CNRS, TIMA Laboratory, Grenoble, France","Grenoble-Alpes University, CNRS, TIMA Laboratory, F-38031 Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CNRS, TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210087012"]},{"raw_affiliation_string":"Grenoble-Alpes University, CNRS, TIMA Laboratory, F-38031 Grenoble, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0384916,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8751712441444397},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7654594779014587},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6743910908699036},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.6145618557929993},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.519670844078064},{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.46384599804878235},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38313180208206177},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3634694814682007},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3617420792579651},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3470892012119293},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.160286545753479},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10929721593856812}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8751712441444397},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7654594779014587},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6743910908699036},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.6145618557929993},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.519670844078064},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.46384599804878235},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38313180208206177},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3634694814682007},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3617420792579651},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3470892012119293},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.160286545753479},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10929721593856812},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis.2015.7127383","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2015.7127383","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1603523129","https://openalex.org/W1976676587","https://openalex.org/W2013253017","https://openalex.org/W2038800295","https://openalex.org/W2039288205","https://openalex.org/W2111756578","https://openalex.org/W2123552323","https://openalex.org/W2129477818","https://openalex.org/W2150281391","https://openalex.org/W2156941351","https://openalex.org/W2158724905","https://openalex.org/W2158950300","https://openalex.org/W2169952903","https://openalex.org/W2289023494","https://openalex.org/W6683477341"],"related_works":["https://openalex.org/W4388870064","https://openalex.org/W2210139803","https://openalex.org/W4235186151","https://openalex.org/W2054685365","https://openalex.org/W2056057048","https://openalex.org/W2667588871","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2352941988"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,7,74,102],"BIST":[4],"scheme":[5,62],"for":[6,73,83,114],"new":[8],"hierarchical":[9],"interconnect":[10,79],"topology":[11],"in":[12,65,80],"mesh":[13],"FPGAs.":[14],"The":[15,58],"proposed":[16],"technique":[17],"ensures":[18],"full":[19],"test":[20,27,56,94,112],"and":[21,97,116],"diagnosis":[22],"by":[23,46],"performing":[24],"selection":[25],"of":[26,60,67,70,77],"paths.":[28],"It":[29],"uses":[30],"2\u00d72":[31,49],"adjacent":[32],"logic":[33],"resources.":[34],"Using":[35],"this":[36,61],"scheme,":[37],"any":[38],"N\u00d7N":[39],"FPGA":[40,104],"array":[41,50],"can":[42,120],"be":[43,121],"further":[44],"tested":[45],"N":[47],"parallel":[48],"procedure":[51],"which":[52],"ultimately":[53],"reduces":[54],"the":[55,68,93],"time.":[57],"efficiency":[59],"is":[63],"evaluated":[64],"terms":[66],"number":[69],"configurations":[71],"required":[72],"complete":[75],"testing":[76],"global":[78],"cluster-based":[81],"FPGAs":[82],"different":[84],"cluster":[85],"sizes.":[86],"Automated":[87],"tools":[88],"are":[89],"developed":[90],"to":[91,98],"generate":[92],"configuration":[95],"bitstreams":[96],"integrate":[99],"them":[100],"into":[101],"standard":[103],"CAD":[105],"flow.":[106],"Simulation":[107],"results":[108],"show":[109],"that":[110],"100%":[111],"coverage":[113],"stuck-at":[115],"pair-wise":[117],"bridging":[118],"faults":[119],"achieved":[122],"with":[123],"high":[124],"diagnostic":[125],"resolution.":[126]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}