{"id":"https://openalex.org/W1538192172","doi":"https://doi.org/10.1109/dtis.2015.7127364","title":"Implementation and verification of a generic universal memory controller based on UVM","display_name":"Implementation and verification of a generic universal memory controller based on UVM","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1538192172","doi":"https://doi.org/10.1109/dtis.2015.7127364","mag":"1538192172"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2015.7127364","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2015.7127364","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019518921","display_name":"Khaled Ben Khalifa","orcid":"https://orcid.org/0000-0001-6758-1944"},"institutions":[{"id":"https://openalex.org/I84524832","display_name":"Alexandria University","ror":"https://ror.org/00mzz1w90","country_code":"EG","type":"education","lineage":["https://openalex.org/I84524832"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Khaled Khalifa","raw_affiliation_strings":["Alexandria University, Alexandria, Egypt","Alexandria university, Egypt#TAB#"],"affiliations":[{"raw_affiliation_string":"Alexandria University, Alexandria, Egypt","institution_ids":["https://openalex.org/I84524832"]},{"raw_affiliation_string":"Alexandria university, Egypt#TAB#","institution_ids":["https://openalex.org/I84524832"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028133110","display_name":"Khaled Salah","orcid":"https://orcid.org/0000-0002-2310-2558"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"Khaled Salah","raw_affiliation_strings":["Mentor Graphics, Cairo, Egypt","Mentor Graphics,Cairo,Egypt"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, Cairo, Egypt","institution_ids":[]},{"raw_affiliation_string":"Mentor Graphics,Cairo,Egypt","institution_ids":["https://openalex.org/I105695857"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5019518921"],"corresponding_institution_ids":["https://openalex.org/I84524832"],"apc_list":null,"apc_paid":null,"fwci":2.5839,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.89033072,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.9023563265800476},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8325989246368408},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.648173451423645},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5446316003799438},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.44286027550697327},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4242524206638336},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33711937069892883},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32411298155784607},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2101801037788391},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.19352662563323975}],"concepts":[{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.9023563265800476},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8325989246368408},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.648173451423645},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5446316003799438},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.44286027550697327},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4242524206638336},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33711937069892883},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32411298155784607},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2101801037788391},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.19352662563323975},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis.2015.7127364","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2015.7127364","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8399999737739563,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1515422725","https://openalex.org/W1972906807","https://openalex.org/W2489439822"],"related_works":["https://openalex.org/W4285141256","https://openalex.org/W2185658074","https://openalex.org/W2907559171","https://openalex.org/W3008068282","https://openalex.org/W2090814603","https://openalex.org/W2140395285","https://openalex.org/W2184185181","https://openalex.org/W2381510423","https://openalex.org/W2031982656","https://openalex.org/W4200394007"],"abstract_inverted_index":{"This":[0,28],"paper":[1],"presents":[2],"a":[3,45,87],"coverage":[4,118],"driven":[5],"constraint":[6],"random":[7],"based":[8,12],"functional":[9],"verification":[10,109],"method":[11],"on":[13,142],"the":[14,37,40,49,63,91,99,125,128,133,139,143,162],"Universal":[15],"Verification":[16],"Methodology":[17],"(UVM)":[18],"using":[19],"System":[20],"Verilog":[21],"for":[22],"generic":[23,93],"universal":[24,29,94,135],"memory":[25,30,42,51,95,136,173],"controller":[26,31,137],"architecture.":[27],"is":[32,98],"looking":[33],"forward":[34],"to":[35,73,80,102,111,123,158],"improving":[36],"performance":[38],"of":[39,48,56,127,149,155,161,166],"existing":[41,50,140],"controllers":[43,52,141],"through":[44,66,171],"complete":[46],"integration":[47],"features":[53,130,152,157],"in":[54,153],"addition":[55,154],"providing":[57,67],"novel":[58,156],"features.":[59],"It":[60],"also":[61],"reduces":[62],"consumed":[64],"power":[65,69,77,83],"high":[68,105],"consumption":[70],"control":[71,159],"due":[72],"its":[74],"proposed":[75,92,134],"different":[76],"levels":[78],"supported":[79],"fit":[81],"all":[82,148],"scenarios.":[84],"While":[85],"implementing":[86],"worthy":[88],"architecture":[89],"like":[90],"controller,":[96],"UVM":[97],"best":[100],"choice":[101],"build":[103],"well-constructed,":[104],"controlled":[106],"and":[107,169],"reusable":[108],"environment":[110],"efficiently":[112],"verify":[113,124],"it.":[114],"More":[115],"than":[116],"200":[117],"points":[119],"have":[120],"been":[121],"covered":[122],"validation":[126],"integrated":[129],"which":[131],"makes":[132],"replaces":[138],"scene":[144],"as":[145],"it":[146],"provides":[147],"their":[150],"powerful":[151],"two":[160],"most":[163],"dominated":[164],"types":[165],"memory;":[167],"FLASH":[168],"DRAM":[170],"one":[172],"controller.":[174]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}