{"id":"https://openalex.org/W1978272139","doi":"https://doi.org/10.1109/dtis.2014.6850677","title":"3D/ 2.5D stacked IC cost modeling and test flow selection","display_name":"3D/ 2.5D stacked IC cost modeling and test flow selection","publication_year":2014,"publication_date":"2014-05-01","ids":{"openalex":"https://openalex.org/W1978272139","doi":"https://doi.org/10.1109/dtis.2014.6850677","mag":"1978272139"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2014.6850677","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2014.6850677","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005739146","display_name":"Said Hamdioui","orcid":"https://orcid.org/0000-0002-8961-0387"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Said Hamdioui","raw_affiliation_strings":["Computer Engineering Laboratory, Delft University of Technology, Mekelweg 4, 2628 CD, the Netherlands"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Laboratory, Delft University of Technology, Mekelweg 4, 2628 CD, the Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5005739146"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04731754,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/commercialization","display_name":"Commercialization","score":0.5693691372871399},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5628477334976196},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5534873604774475},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.5291248559951782},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.508920431137085},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48315542936325073},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47436580061912537},{"id":"https://openalex.org/keywords/manufacturing-cost","display_name":"Manufacturing cost","score":0.47359374165534973},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.45435041189193726},{"id":"https://openalex.org/keywords/new-product-development","display_name":"New product development","score":0.44374120235443115},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.4415951669216156},{"id":"https://openalex.org/keywords/semiconductor-device-fabrication","display_name":"Semiconductor device fabrication","score":0.43662017583847046},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.42685720324516296},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3408452868461609},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.323487788438797},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.221195250749588},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.19723239541053772},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1097433865070343}],"concepts":[{"id":"https://openalex.org/C2780625559","wikidata":"https://www.wikidata.org/wiki/Q5152592","display_name":"Commercialization","level":2,"score":0.5693691372871399},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5628477334976196},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5534873604774475},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.5291248559951782},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.508920431137085},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48315542936325073},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47436580061912537},{"id":"https://openalex.org/C2778337023","wikidata":"https://www.wikidata.org/wiki/Q6753108","display_name":"Manufacturing cost","level":2,"score":0.47359374165534973},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.45435041189193726},{"id":"https://openalex.org/C19351080","wikidata":"https://www.wikidata.org/wiki/Q1395034","display_name":"New product development","level":2,"score":0.44374120235443115},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.4415951669216156},{"id":"https://openalex.org/C66018809","wikidata":"https://www.wikidata.org/wiki/Q1570432","display_name":"Semiconductor device fabrication","level":3,"score":0.43662017583847046},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.42685720324516296},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3408452868461609},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.323487788438797},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.221195250749588},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.19723239541053772},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1097433865070343},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis.2014.6850677","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2014.6850677","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4000000059604645}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2542547697","https://openalex.org/W2100322987","https://openalex.org/W2607447167","https://openalex.org/W2139754023","https://openalex.org/W4236604936","https://openalex.org/W2108827571","https://openalex.org/W2183741735","https://openalex.org/W1585773602","https://openalex.org/W3005218804","https://openalex.org/W1583557603"],"abstract_inverted_index":{"Summary":[0],"form":[1,50],"only":[2],"given.":[3],"The":[4,190,304],"industry":[5],"is":[6,71,79,91,99,126,209,283,382],"preparing":[7],"itself":[8],"and":[9,23,75,83,96,107,120,169,200,207,245,249,258,279,297,331,346,356,400,407],"putting":[10],"tremendous":[11],"effort":[12],"in":[13,112,138,232,321],"place":[14],"to":[15,27,44,60,114,144,194,229,252,354,385],"bring":[16],"through":[17,398],"silicon":[18],"via":[19],"(TSV)":[20],"based":[21,197],"2.5D":[22,106,257,355],"3D-SIC":[24,246,357],"technology":[25,140],"closer":[26],"market.":[28],"Such":[29],"emerging":[30],"technologies":[31,70],"promise":[32],"major":[33,56],"advantages":[34],"such":[35,69,154],"as":[36,97,130,155,315],"increased":[37],"electrical":[38],"performance,":[39],"reduced":[40,49],"power":[41],"consumption":[42],"due":[43],"shortened":[45],"interconnects,":[46],"heterogeneous":[47],"integration,":[48],"factor,":[51],"etc.":[52],"One":[53],"of":[54,68,85,182,203,256,285,366,370,404],"the":[55,100,116,233,266,286,339,364,367,371,376,390,402,410],"challenges":[57],"that":[58,208,264],"has":[59],"be":[61,110,195,230],"solved":[62],"before":[63],"having":[64],"a":[65,80,92,161,166,173,179,210],"successful":[66],"commercialization":[67],"overall":[72,328,377,411],"cost":[73,201,247,335,359],"control":[74],"optimization.":[76],"Semiconductor":[77],"manufacturing":[78,146],"complex":[81,135,211],"process":[82,299],"consists":[84],"many":[86,342],"high-precision":[87],"steps;":[88],"hence,":[89],"it":[90,98,381],"defect-prone":[93],"process.":[94],"Consequently,":[95],"case":[101,350],"for":[102,389],"any":[103],"IC,":[104],"TSV-based":[105,123],"3D-SICs":[108],"must":[109],"tested":[111],"order":[113],"guarantee":[115],"outgoing":[117],"product":[118,206,312],"quality":[119],"reliability.":[121],"For":[122],"ICs,":[124],"testing":[125,171,388,406],"even":[127],"more":[128,383],"critical":[129],"these":[131,148,361],"devices":[132,149],"typically":[133],"contain":[134],"die":[136],"designs":[137],"advanced":[139],"nodes.":[141],"Moreover,":[142],"inherent":[143],"their":[145,237],"process,":[147],"provide":[150],"several":[151],"test":[152,183,191,217,254,358,374],"moments":[153],"prebond":[156],"(before":[157],"stacking),":[158],"mid-bond":[159,405],"(on":[160,165,172],"partial":[162],"stack),":[163,168],"post-bond":[164],"completed":[167],"final":[170],"packaged":[174],"device).":[175],"This":[176,241],"results":[177],"into":[178],"large":[180],"space":[181],"flows;":[184],"each":[185],"with":[186,352],"its":[187],"own":[188],"cost.":[189,412],"flow":[192],"needs":[193],"optimized":[196],"on":[198,375,409],"yield":[199],"parameters":[202,263],"an":[204],"individual":[205],"optimization":[212],"problem.":[213],"In":[214,337],"addition,":[215,338],"different":[216,224],"flows,":[218],"executed":[219],"after":[220],"manufacturing,":[221],"may":[222],"require":[223],"design-for-test":[225],"features,":[226],"which":[227],"need":[228],"incorporated":[231],"various":[234],"dies":[235,392],"during":[236],"early":[238],"design":[239],"stages.":[240],"talk":[242,340],"discusses":[243],"2.5":[244],"modelling":[248],"presents":[250],"3D-COSTAR":[251,260],"optimize":[253],"flows":[255],"3D-SICs.":[259],"uses":[261],"input":[262],"cover":[265],"entire":[267],"2.5D-/3D-SIC":[268],"production":[269],"flow:":[270],"1)":[271,311],"design;":[272],"2)":[273,327],"manufacturing;":[274],"3)":[275,332],"test;":[276],"4)":[277],"packaging;":[278],"5)":[280],"logistics.":[281],"It":[282],"aware":[284],"stack":[287,329],"build-up":[288],"(2.5D":[289],"versus":[290],"3D,":[291],"multiple":[292],"towers;":[293],"face-to-face":[294],"or":[295,302,397],"face-to-back)":[296],"stacking":[298],"(die-to-die,":[300],"die-towafer,":[301],"wafer-to-wafer).":[303],"tool":[305],"produces":[306],"three":[307,349],"key":[308],"analysis":[309],"parameters:":[310],"quality,":[313],"expressed":[314],"defect":[316],"level":[317],"(test":[318],"escape":[319],"rate)":[320],"DPPM":[322],"(defective":[323],"parts":[324],"per":[325,334],"million);":[326],"cost;":[330],"breakdown":[333],"type.":[336],"provides":[341],"cases":[343],"studies":[344,351],"analyses":[345],"reports":[347],"about":[348],"respect":[353],"optimization;":[360],"are:":[362],"(a)":[363],"impact":[365,403],"fault":[368],"coverage":[369],"interposer":[372],"pre-bond":[373,387],"cost,":[378],"(b)":[379],"whether":[380],"advantageous":[384],"perform":[386],"active":[391],"using":[393],"dedicated":[394],"probe":[395],"pads":[396],"micro-bumps,":[399],"(c)":[401],"logistics":[408]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}