{"id":"https://openalex.org/W1971403081","doi":"https://doi.org/10.1109/dtis.2014.6850675","title":"Recent advances in single- and multi-site test optimization for DVS-based SoCs","display_name":"Recent advances in single- and multi-site test optimization for DVS-based SoCs","publication_year":2014,"publication_date":"2014-05-01","ids":{"openalex":"https://openalex.org/W1971403081","doi":"https://doi.org/10.1109/dtis.2014.6850675","mag":"1971403081"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2014.6850675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2014.6850675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024860989","display_name":"Xrysovalantis Kavousianos","orcid":null},"institutions":[{"id":"https://openalex.org/I194019607","display_name":"University of Ioannina","ror":"https://ror.org/01qg3j183","country_code":"GR","type":"education","lineage":["https://openalex.org/I194019607"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Xrysovalantis Kavousianos","raw_affiliation_strings":["Department. of Computer Science, University of Ioannina, Greece","Dept. of Computer Science, Univ. of Ioannina, Ioannina, Greece"],"affiliations":[{"raw_affiliation_string":"Department. of Computer Science, University of Ioannina, Greece","institution_ids":["https://openalex.org/I194019607"]},{"raw_affiliation_string":"Dept. of Computer Science, Univ. of Ioannina, Ioannina, Greece","institution_ids":["https://openalex.org/I194019607"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnendu Chakrabarty","raw_affiliation_strings":["Department of Electrical and Conputer Engineering, Duke University, USA","Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Conputer Engineering, Duke University, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#","institution_ids":["https://openalex.org/I170897317"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5024860989"],"corresponding_institution_ids":["https://openalex.org/I194019607"],"apc_list":null,"apc_paid":null,"fwci":0.3065,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.55632429,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6759971380233765},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6097018718719482},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6038143634796143},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5957254767417908},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.595458984375},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.49454328417778015},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.49017199873924255},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4813738167285919},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4692905843257904},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4365878105163574},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.34320372343063354},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22288456559181213},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2068673074245453},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14583709836006165},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07814839482307434}],"concepts":[{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6759971380233765},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6097018718719482},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6038143634796143},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5957254767417908},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.595458984375},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.49454328417778015},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.49017199873924255},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4813738167285919},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4692905843257904},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4365878105163574},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.34320372343063354},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22288456559181213},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2068673074245453},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14583709836006165},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07814839482307434},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis.2014.6850675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2014.6850675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Life below water","id":"https://metadata.un.org/sdg/14","score":0.6800000071525574}],"awards":[],"funders":[{"id":"https://openalex.org/F4320331527","display_name":"University of Ioannina","ror":"https://ror.org/01qg3j183"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1906764766","https://openalex.org/W2017204313","https://openalex.org/W2023477532","https://openalex.org/W2034978802","https://openalex.org/W2041727850","https://openalex.org/W2065851989","https://openalex.org/W2069513876","https://openalex.org/W2085583524","https://openalex.org/W2090685656","https://openalex.org/W2097653958","https://openalex.org/W2115170364","https://openalex.org/W2123818150","https://openalex.org/W2133241273","https://openalex.org/W2134214677","https://openalex.org/W2151337473","https://openalex.org/W2167729301","https://openalex.org/W2168505684","https://openalex.org/W4211228868","https://openalex.org/W4238999275","https://openalex.org/W4242812063","https://openalex.org/W4243835011","https://openalex.org/W4255866397","https://openalex.org/W6684363790"],"related_works":["https://openalex.org/W2090685656","https://openalex.org/W51919102","https://openalex.org/W2108140302","https://openalex.org/W1527836777","https://openalex.org/W3004013051","https://openalex.org/W2099176192","https://openalex.org/W1976242652","https://openalex.org/W2000140246","https://openalex.org/W2105657695","https://openalex.org/W2090728180"],"abstract_inverted_index":{"Dynamic":[0],"voltage":[1,14,32,42,52],"scaling":[2],"(DVS)":[3],"combined":[4],"with":[5],"the":[6,9,23,26,34,45,50,83],"partitioning":[7],"of":[8,25],"System-on-Chip":[10],"(SoC)":[11],"into":[12],"multiple":[13,41],"islands":[15],"constitutes":[16],"a":[17],"powerful":[18],"dynamic-power":[19],"minimization":[20],"technique.":[21],"However,":[22],"sharing":[24],"test-access":[27],"mechanisms":[28],"(TAMs)":[29],"among":[30],"different":[31],"islands,":[33],"necessity":[35],"to":[36,70],"test":[37,56,84],"every":[38],"core":[39],"at":[40,49],"levels":[43,53],"and":[44,58,76],"low":[46],"shift-frequency":[47],"limits":[48],"lower":[51],"introduce":[54],"new":[55],"challenges":[57,68],"dramatically":[59],"increase":[60],"testing":[61],"time.":[62],"In":[63],"this":[64],"paper,":[65],"we":[66,77],"unfold":[67],"related":[69],"scheduling":[71],"tests":[72],"for":[73,81],"DVS-based":[74],"SoCs,":[75],"describe":[78],"recent":[79],"advances":[80],"minimizing":[82],"time,":[85],"especially":[86],"in":[87],"multi-site-test":[88],"environments.":[89]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}