{"id":"https://openalex.org/W1974646912","doi":"https://doi.org/10.1109/dtis.2014.6850667","title":"Generation and validation of multioperand carry save adders from the web","display_name":"Generation and validation of multioperand carry save adders from the web","publication_year":2014,"publication_date":"2014-05-01","ids":{"openalex":"https://openalex.org/W1974646912","doi":"https://doi.org/10.1109/dtis.2014.6850667","mag":"1974646912"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2014.6850667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2014.6850667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006781417","display_name":"Minas Dasygenis","orcid":"https://orcid.org/0000-0002-2180-9752"},"institutions":[{"id":"https://openalex.org/I89506807","display_name":"University of Western Macedonia","ror":"https://ror.org/00a5pe906","country_code":"GR","type":"education","lineage":["https://openalex.org/I89506807"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Minas Dasygenis","raw_affiliation_strings":["Department of Informatics and Telecommunications Engineering, University of Western Macedonia, Kozani, Greece","Dept. of Inf. & Telecommun. Eng., Univ. of Western Macedonia, Kozani, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics and Telecommunications Engineering, University of Western Macedonia, Kozani, Greece","institution_ids":["https://openalex.org/I89506807"]},{"raw_affiliation_string":"Dept. of Inf. & Telecommun. Eng., Univ. of Western Macedonia, Kozani, Greece","institution_ids":["https://openalex.org/I89506807"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5006781417"],"corresponding_institution_ids":["https://openalex.org/I89506807"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04494194,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7849304676055908},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.775977611541748},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7364696264266968},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.6448429822921753},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6357402801513672},{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.5638425946235657},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.51643306016922},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.4902706444263458},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48952874541282654},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47737738490104675},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42774543166160583},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4212576746940613},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.41894298791885376},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35139235854148865},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1620347797870636},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11243358254432678}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7849304676055908},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.775977611541748},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7364696264266968},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.6448429822921753},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6357402801513672},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.5638425946235657},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.51643306016922},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.4902706444263458},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48952874541282654},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47737738490104675},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42774543166160583},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4212576746940613},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.41894298791885376},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35139235854148865},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1620347797870636},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11243358254432678},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis.2014.6850667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2014.6850667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W186834737","https://openalex.org/W1593662113","https://openalex.org/W1965070878","https://openalex.org/W2016066384","https://openalex.org/W2036673855","https://openalex.org/W2112432448","https://openalex.org/W2132089805","https://openalex.org/W2135011147","https://openalex.org/W2152836635","https://openalex.org/W2157024459","https://openalex.org/W2181448569","https://openalex.org/W2323355609","https://openalex.org/W2541283684","https://openalex.org/W2912759893","https://openalex.org/W3103339143","https://openalex.org/W4245583719","https://openalex.org/W4285719527","https://openalex.org/W6685735507"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W4312097652","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2376018793","https://openalex.org/W2911649771","https://openalex.org/W2111408175","https://openalex.org/W2614101859"],"abstract_inverted_index":{"Many":[0],"arithmetic":[1],"circuits":[2,93],"utilize":[3],"multioperand":[4,59],"addition,":[5],"usually":[6],"using":[7],"carry-save":[8],"adders":[9],"(CSA)":[10],"trees.":[11],"Automatic":[12],"generation":[13],"of":[14,57,64,78],"custom":[15,85],"VHDL":[16],"models":[17],"for":[18],"these":[19],"CSA":[20,35,80],"trees,":[21],"allows":[22],"the":[23,34,50,54,62,71,76],"designer":[24],"to":[25,52,74,87,101],"perform":[26],"a":[27],"time":[28],"efficient":[29],"design":[30,77],"space":[31],"exploration.":[32],"Although,":[33],"trees":[36,81],"are":[37],"heavily":[38],"utilized":[39],"in":[40],"modern":[41],"digital":[42],"circuits,":[43],"there":[44],"is":[45,70],"no":[46],"tool,":[47],"accessible":[48],"from":[49],"web,":[51],"generate":[53],"HDL":[55],"description":[56],"such":[58],"designs.":[60],"To":[61],"best":[63],"our":[65,67],"knowledge,":[66],"novel":[68],"tool":[69],"first":[72],"one":[73],"automate":[75],"optimized":[79],"and":[82],"simultaneously":[83],"provide":[84],"testbenches":[86],"verify":[88],"their":[89],"correctness.":[90],"Our":[91],"synthesized":[92],"on":[94],"Xilinx":[95],"Virtex":[96],"6":[97],"FPGA,":[98],"operate":[99],"up":[100],"724":[102],"Mhz.":[103]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}