{"id":"https://openalex.org/W2085054289","doi":"https://doi.org/10.1109/dtis.2014.6850662","title":"ATPG for transition faults of pipelined threshold logic circuits","display_name":"ATPG for transition faults of pipelined threshold logic circuits","publication_year":2014,"publication_date":"2014-05-01","ids":{"openalex":"https://openalex.org/W2085054289","doi":"https://doi.org/10.1109/dtis.2014.6850662","mag":"2085054289"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2014.6850662","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2014.6850662","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077600030","display_name":"Ashok Kumar Palaniswamy","orcid":null},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ashok kumar Palaniswamy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Southern Illinois University Carbondale, Carbondale, Illinois","Dept. of Electr. & Comput. Eng., Southern Illinois Univ. Carbondale, Carbondale, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Southern Illinois University Carbondale, Carbondale, Illinois","institution_ids":["https://openalex.org/I110378019"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Southern Illinois Univ. Carbondale, Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083284025","display_name":"Spyros Tragoudas","orcid":"https://orcid.org/0009-0006-2575-3588"},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Spyros Tragoudas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Southern Illinois University Carbondale, Carbondale, Illinois","Dept. of Electr. & Comput. Eng., Southern Illinois Univ. Carbondale, Carbondale, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Southern Illinois University Carbondale, Carbondale, Illinois","institution_ids":["https://openalex.org/I110378019"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Southern Illinois Univ. Carbondale, Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108640776","display_name":"Themistoklis Haniotakis","orcid":null},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Themistoklis Haniotakis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Southern Illinois University Carbondale, Carbondale, Illinois","Dept. of Electr. & Comput. Eng., Southern Illinois Univ. Carbondale, Carbondale, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Southern Illinois University Carbondale, Carbondale, Illinois","institution_ids":["https://openalex.org/I110378019"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Southern Illinois Univ. Carbondale, Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5077600030"],"corresponding_institution_ids":["https://openalex.org/I110378019"],"apc_list":null,"apc_paid":null,"fwci":0.3065,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.6056413,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6998263001441956},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6981861591339111},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5912914276123047},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5638728737831116},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.47729551792144775},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4628113806247711},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4520714581012726},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4379113018512726},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4150991141796112},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4089227318763733},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2560489773750305},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17849016189575195}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6998263001441956},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6981861591339111},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5912914276123047},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5638728737831116},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.47729551792144775},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4628113806247711},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4520714581012726},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4379113018512726},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4150991141796112},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4089227318763733},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2560489773750305},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17849016189575195},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis.2014.6850662","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2014.6850662","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W30552716","https://openalex.org/W1536641772","https://openalex.org/W1583304273","https://openalex.org/W1662824729","https://openalex.org/W1999195917","https://openalex.org/W2077128396","https://openalex.org/W2085266216","https://openalex.org/W2102986313","https://openalex.org/W2117251208","https://openalex.org/W2133005168","https://openalex.org/W2137906726","https://openalex.org/W2141386950","https://openalex.org/W2145339478","https://openalex.org/W2147504239","https://openalex.org/W2151687972","https://openalex.org/W2153013418","https://openalex.org/W2162744782","https://openalex.org/W4233518356","https://openalex.org/W4237060324","https://openalex.org/W6681550184"],"related_works":["https://openalex.org/W1488117239","https://openalex.org/W3129977055","https://openalex.org/W2152533674","https://openalex.org/W2098419840","https://openalex.org/W2386022279","https://openalex.org/W1966764473","https://openalex.org/W2051956260","https://openalex.org/W659242671","https://openalex.org/W2526300902","https://openalex.org/W2059422871"],"abstract_inverted_index":{"Due":[0],"to":[1,26,77],"the":[2,9,44,66,69,72,79,86,89],"recent":[3,19],"developments":[4],"in":[5,18,32,75],"emerging":[6],"switching":[7],"devices":[8],"significance":[10],"of":[11,49,65,71,88],"threshold":[12,53],"logic":[13,54],"gates":[14],"has":[15],"drastically":[16],"increased":[17,24],"years.":[20],"There":[21],"is":[22,56],"an":[23,63],"need":[25],"test":[27,39],"for":[28,34,43],"manufacturing":[29],"defects":[30],"and,":[31],"particular,":[33],"delay":[35,46],"defects.":[36],"An":[37],"automatic":[38],"pattern":[40],"generation":[41],"approach":[42,59],"transition":[45,81],"fault":[47],"model":[48],"pipelined":[50],"current":[51],"mode":[52],"circuits":[55],"introduced.":[57],"This":[58],"takes":[60],"into":[61],"consideration":[62],"ordering":[64],"patterns":[67],"at":[68],"input":[70],"selected":[73,93],"gate":[74],"order":[76],"ensure":[78],"maximum":[80],"delay.":[82],"Experimental":[83],"results":[84],"show":[85],"efficiency":[87],"proposed":[90],"method":[91],"on":[92],"critical":[94],"gates.":[95]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}