{"id":"https://openalex.org/W2082357051","doi":"https://doi.org/10.1109/dtis.2013.6527804","title":"Bottom-up design of a high performance ultra-low power DFT utilizing multiple-V<inf>DD</inf>, multiple-Vth and gate sizing","display_name":"Bottom-up design of a high performance ultra-low power DFT utilizing multiple-V<inf>DD</inf>, multiple-Vth and gate sizing","publication_year":2013,"publication_date":"2013-03-01","ids":{"openalex":"https://openalex.org/W2082357051","doi":"https://doi.org/10.1109/dtis.2013.6527804","mag":"2082357051"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2013.6527804","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2013.6527804","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061500182","display_name":"Mohsen A. Jafari","orcid":"https://orcid.org/0000-0001-8345-083X"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"M. Jafari","raw_affiliation_strings":["School of Electrical and Computer, Collage of Engineering, University of Tehran, Tehran, Iran","Sch. of Electr. & Comput., Univ. of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer, Collage of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Sch. of Electr. & Comput., Univ. of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033221192","display_name":"Mohsen Imani","orcid":"https://orcid.org/0000-0002-5761-0622"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"M. Imani","raw_affiliation_strings":["School of Electrical and Computer, Collage of Engineering, University of Tehran, Tehran, Iran","Sch. of Electr. & Comput., Univ. of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer, Collage of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Sch. of Electr. & Comput., Univ. of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046246977","display_name":"Morteza Fathipour","orcid":"https://orcid.org/0000-0002-9031-5465"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"M. Fathipour","raw_affiliation_strings":["School of Electrical and Computer, Collage of Engineering, University of Tehran, Tehran, Iran","Sch. of Electr. & Comput., Univ. of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer, Collage of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Sch. of Electr. & Comput., Univ. of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070345296","display_name":"Nader Sehatbakhsh","orcid":"https://orcid.org/0000-0001-7181-2258"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"N. Sehatbakhsh","raw_affiliation_strings":["School of Electrical and Computer, Collage of Engineering, University of Tehran, Tehran, Iran","Sch. of Electr. & Comput., Univ. of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer, Collage of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Sch. of Electr. & Comput., Univ. of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"996","issue":null,"first_page":"178","last_page":"179"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.7688989639282227},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5782525539398193},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5321176648139954},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5159674286842346},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.5073315501213074},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5044518709182739},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4410322606563568},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4409751296043396},{"id":"https://openalex.org/keywords/gate-count","display_name":"Gate count","score":0.4395976960659027},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.428127646446228},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2793010473251343},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2614150643348694},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2600589692592621},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10505568981170654},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09341272711753845},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0581400990486145}],"concepts":[{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.7688989639282227},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5782525539398193},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5321176648139954},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5159674286842346},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.5073315501213074},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5044518709182739},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4410322606563568},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4409751296043396},{"id":"https://openalex.org/C2777892113","wikidata":"https://www.wikidata.org/wiki/Q5527005","display_name":"Gate count","level":2,"score":0.4395976960659027},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.428127646446228},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2793010473251343},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2614150643348694},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2600589692592621},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10505568981170654},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09341272711753845},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0581400990486145},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis.2013.6527804","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2013.6527804","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1983067779","https://openalex.org/W2121190917","https://openalex.org/W2123782435","https://openalex.org/W2134868371","https://openalex.org/W3143002681","https://openalex.org/W4232792170"],"related_works":["https://openalex.org/W3011443213","https://openalex.org/W298517545","https://openalex.org/W4327521644","https://openalex.org/W4312291060","https://openalex.org/W2978884468","https://openalex.org/W3132558499","https://openalex.org/W2005846134","https://openalex.org/W127342102","https://openalex.org/W992809788","https://openalex.org/W2402147443"],"abstract_inverted_index":{"This":[0,61],"paper":[1],"focuses":[2],"on":[3,10],"the":[4,45,63,66,73,81,86,120],"design":[5,36],"of":[6,34,65,95,119,137,139],"an":[7],"FFT":[8,13],"based":[9],"butterfly":[11],"blocks.":[12],"algorithm":[14],"is":[15,22,37,97,124],"Radix-2":[16],"Decimation":[17],"in":[18,24,49,57,106,112],"Frequency":[19],"and":[20,52,109,129,135],"implementation":[21],"done":[23],"fixed":[25,127],"point":[26,128,131],"using":[27,39],"MATLAB":[28,115],"software.":[29],"The":[30],"low":[31],"power":[32,40],"characteristics":[33],"proposed":[35],"achieved":[38],"gating":[41],"for":[42,126],"switching":[43],"off":[44,50],"non-critical":[46],"path":[47,77,83,108],"multipliers":[48],"periods":[51],"holding":[53],"their":[54,58],"output":[55],"nodes":[56],"previous":[59],"values.":[60],"improves":[62,85],"leakage":[64],"circuit":[67],"effectively":[68],"while":[69],"does":[70],"not":[71],"affect":[72],"performance.":[74],"Making":[75],"all":[76],"delays":[78],"equal":[79],"to":[80],"highest":[82],"delay":[84],"energy":[87],"consumption":[88],"without":[89],"any":[90],"performance":[91,99],"penalty.":[92],"Another":[93],"mode":[94,100],"operation":[96],"high":[98],"which":[101],"employs":[102],"low-VT":[103],"transistors":[104,111],"especially":[105],"critical":[107],"high-VT":[110],"other":[113],"paths.":[114],"Simulations":[116],"confirms":[117],"precision":[118],"design.":[121],"Finally":[122],"SNR":[123],"found":[125],"floating":[130],"versus":[132],"word":[133],"width":[134],"number":[136],"points":[138],"FFT.":[140]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}